<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MCIMX6Q Migration in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MCIMX6Q-Migration/m-p/1699330#M210307</link>
    <description>&lt;P&gt;In hardware they are pin to pin compatible.&lt;/P&gt;</description>
    <pubDate>Fri, 04 Aug 2023 09:44:04 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2023-08-04T09:44:04Z</dc:date>
    <item>
      <title>MCIMX6Q Migration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MCIMX6Q-Migration/m-p/1698369#M210197</link>
      <description>&lt;P&gt;Dear NXP&lt;/P&gt;&lt;P&gt;I have a question about wheather&amp;nbsp; two NRND devices(MCIMX6Q6AVT08AD,&amp;nbsp;MCIMX6QP6AVT1AA) can be replaced by&amp;nbsp;MCIMX6Q5EYM10AD.&lt;/P&gt;&lt;P&gt;When I reviewed to replace the above two devices to&amp;nbsp;MCIMX6Q5EYM10AD, the only diffrences are Maximum frequency, SRAM and junction temperature.&lt;/P&gt;&lt;P&gt;Can I say to my customer that MCIMX6Q5EYM10AD is same in fuctionality as a alternative of&amp;nbsp;MCIMX6Q6AVT08AD,&amp;nbsp;MCIMX6QP6AVT1AA)&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-center" image-alt="PolarBear_88_0-1691046508459.png" style="width: 745px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/234912i74D3A49067084AB7/image-dimensions/745x405?v=v2" width="745" height="405" role="button" title="PolarBear_88_0-1691046508459.png" alt="PolarBear_88_0-1691046508459.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Aug 2023 07:19:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MCIMX6Q-Migration/m-p/1698369#M210197</guid>
      <dc:creator>PolarBear_88</dc:creator>
      <dc:date>2023-08-03T07:19:29Z</dc:date>
    </item>
    <item>
      <title>Re: MCIMX6Q Migration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MCIMX6Q-Migration/m-p/1699330#M210307</link>
      <description>&lt;P&gt;In hardware they are pin to pin compatible.&lt;/P&gt;</description>
      <pubDate>Fri, 04 Aug 2023 09:44:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MCIMX6Q-Migration/m-p/1699330#M210307</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-08-04T09:44:04Z</dc:date>
    </item>
  </channel>
</rss>

