<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic About IMX8QM-MEK MAX9286-GMSL in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1686189#M209093</link>
    <description>&lt;P&gt;&lt;SPAN&gt;We try to use GMSL(max9286_+max9271+OV10635) on imx8qm board with the default BSP. All the the boards(IMX8qm,max9286, max9271 and OV10635) is designed by ourself. The IIC communication between imx8qm, max9286, max9271 and OV10635 is right, but GMSL is not work. With deep trace, I find I can not write ox0f to the reg 0x0100 of OV10635 after write ox10 to the reg 0x3023 of OV10635. Can you give me some suggest or some reference?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 12 Jul 2023 03:51:55 GMT</pubDate>
    <dc:creator>zhoubingying1012</dc:creator>
    <dc:date>2023-07-12T03:51:55Z</dc:date>
    <item>
      <title>About IMX8QM-MEK MAX9286-GMSL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1686189#M209093</link>
      <description>&lt;P&gt;&lt;SPAN&gt;We try to use GMSL(max9286_+max9271+OV10635) on imx8qm board with the default BSP. All the the boards(IMX8qm,max9286, max9271 and OV10635) is designed by ourself. The IIC communication between imx8qm, max9286, max9271 and OV10635 is right, but GMSL is not work. With deep trace, I find I can not write ox0f to the reg 0x0100 of OV10635 after write ox10 to the reg 0x3023 of OV10635. Can you give me some suggest or some reference?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Jul 2023 03:51:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1686189#M209093</guid>
      <dc:creator>zhoubingying1012</dc:creator>
      <dc:date>2023-07-12T03:51:55Z</dc:date>
    </item>
    <item>
      <title>Re: About IMX8QM-MEK MAX9286-GMSL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1687240#M209207</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/218104"&gt;@zhoubingying1012&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Please make sure device tree nodes and pin connections for GMSL and&amp;nbsp;&lt;SPAN&gt;OV10635.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Bit 4 of&amp;nbsp;0x3023 SC_CMMN_CORE_CTRL[4] register is&amp;nbsp;Clock switch configuration pin.&lt;/P&gt;
&lt;P&gt;0: Switch all clock to pad&lt;BR /&gt;clock&lt;BR /&gt;1: Switch from pad clock to&lt;BR /&gt;all clock&lt;/P&gt;
&lt;P&gt;and&amp;nbsp; &lt;SPAN&gt;0x0100&amp;nbsp;&lt;/SPAN&gt;STREAM MODE register is used to on the stream in OV10635.&lt;/P&gt;
&lt;P&gt;Please provide me with the device tree and schematic of connections for further debugging.&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Dhruvit Vasavada&lt;/P&gt;</description>
      <pubDate>Thu, 13 Jul 2023 07:21:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1687240#M209207</guid>
      <dc:creator>Dhruvit</dc:creator>
      <dc:date>2023-07-13T07:21:36Z</dc:date>
    </item>
    <item>
      <title>Re: About IMX8QM-MEK MAX9286-GMSL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1687990#M209261</link>
      <description>&lt;P&gt;The schematic as shown below：&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="zhoubingying1012_1-1689297601587.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/232346iFD300C9819CBF05C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="zhoubingying1012_1-1689297601587.png" alt="zhoubingying1012_1-1689297601587.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="zhoubingying1012_0-1689297207178.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/232345i6AE2405789832BB9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="zhoubingying1012_0-1689297207178.png" alt="zhoubingying1012_0-1689297207178.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;the device tree node：&lt;/P&gt;&lt;P&gt;*/&lt;/P&gt;&lt;P&gt;&amp;amp;i2c_mipi_csi0 {&lt;BR /&gt;#address-cells = &amp;lt;1&amp;gt;;&lt;BR /&gt;#size-cells = &amp;lt;0&amp;gt;;&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_i2c_mipi_csi0&amp;gt;;&lt;BR /&gt;//clock-frequency = &amp;lt;100000&amp;gt;; //dleted by zhoubingying&lt;BR /&gt;clock-frequency = &amp;lt;50000&amp;gt;;&lt;BR /&gt;status = "okay";&lt;/P&gt;&lt;P&gt;max9286_mipi@6a {&lt;BR /&gt;compatible = "maxim,max9286_mipi";&lt;BR /&gt;reg = &amp;lt;0x6a&amp;gt;;&lt;BR /&gt;pinctrl-names = "default";&lt;BR /&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_mipi_csi0&amp;gt;;&lt;BR /&gt;clocks = &amp;lt;&amp;amp;clk_dummy&amp;gt;;&lt;BR /&gt;clock-names = "capture_mclk";&lt;BR /&gt;mclk = &amp;lt;27000000&amp;gt;;&lt;BR /&gt;mclk_source = &amp;lt;0&amp;gt;;&lt;BR /&gt;pwn-gpios = &amp;lt;&amp;amp;lsio_gpio1 27 GPIO_ACTIVE_HIGH&amp;gt;;&lt;BR /&gt;en-gpios = &amp;lt;&amp;amp;lsio_gpio1 28 GPIO_ACTIVE_HIGH&amp;gt;;&lt;BR /&gt;virtual-channel;&lt;BR /&gt;status = "okay";&lt;BR /&gt;port {&lt;BR /&gt;max9286_0_ep: endpoint {&lt;BR /&gt;remote-endpoint = &amp;lt;&amp;amp;mipi_csi0_ep&amp;gt;;&lt;BR /&gt;data-lanes = &amp;lt;1 2 3 4&amp;gt;;&lt;BR /&gt;};&lt;BR /&gt;};&lt;BR /&gt;};&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;/* MIPI RX */&lt;BR /&gt;&amp;amp;isi_6 {&lt;BR /&gt;interface = &amp;lt;2 0 2&amp;gt;; /* &amp;lt;Input MIPI_VCx Output&amp;gt;&lt;BR /&gt;Input: 0-DC0, 1-DC1, 2-MIPI CSI0, 3-MIPI CSI1, 4-HDMI, 5-MEM&lt;BR /&gt;VCx: 0-VC0, 1-VC1, 2-VC2, 3-VC3, MIPI CSI only&lt;BR /&gt;Output: 0-DC0, 1-DC1, 2-MEM */&lt;BR /&gt;status = "okay";&lt;BR /&gt;cap_device {&lt;BR /&gt;status = "okay";&lt;BR /&gt;};&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;I use gmsl-max9286.c as driver in kernel，All the IIC communication is OK。&amp;nbsp;&lt;SPAN&gt;I can not write ox0f to the reg 0x0100 of OV10635 after writting oxF0 to the reg 0x3023 of OV10635 and can't capture the video from camera.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 14 Jul 2023 01:25:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-IMX8QM-MEK-MAX9286-GMSL/m-p/1687990#M209261</guid>
      <dc:creator>zhoubingying1012</dc:creator>
      <dc:date>2023-07-14T01:25:00Z</dc:date>
    </item>
  </channel>
</rss>

