<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX6UL OTP Memory Addressing Anomaly</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1684598#M208939</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/201299"&gt;@Dhruvit&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I can confirm that the patch worked and I can now read all 0x240 bytes in the nvmem file.&lt;/P&gt;&lt;P&gt;Please advise whether NXP will provide the fix in future releases of the driver, otherwise there will be a conflict for my patch.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Tom.&lt;/P&gt;</description>
    <pubDate>Mon, 10 Jul 2023 07:48:56 GMT</pubDate>
    <dc:creator>logman</dc:creator>
    <dc:date>2023-07-10T07:48:56Z</dc:date>
    <item>
      <title>IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1680476#M208544</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have an anomaly in the addressing of OTP memory access.&lt;/P&gt;&lt;P&gt;I am using uboot to write to the OTP shadow registers, then I am reading OTP in my application using the nvmem file access in /sys/bus/nvmem/devices/imx-ocotp0/nvmem.&lt;BR /&gt;(Eventually, I will use the prog command to permanently write fuse OTP memory, but I'm just using override while in development.)&lt;/P&gt;&lt;P&gt;For experimentation, I am overriding bank 12 word 7, with value 0x12000007, and then read this value back to verify it.&lt;BR /&gt;I do the same kind of thing with banks 13, 14, 15, so I can track bank word values to memory addressed values in the nvmem dump.&lt;/P&gt;&lt;P&gt;When I subsequently boot the device (not reboot, which would reset the overrides!) the nvmem file access addressing does not make sense.&lt;BR /&gt;I expected the bank/word byte address to start at 4*(8*b + w), where b is bank and w is word. e.g. for bank 15, word 7, the byte address is 4*(8*15 + 7) = 508 = 0x1fc, so the word occupies bytes at 0x1fc to 0x1ff.&lt;BR /&gt;and bank 12, word 0 should start at byte address 4*(8*12 + 0) = 0x180.&lt;/P&gt;&lt;P&gt;However, my value (0x12000000) for bank 12, word 0 actually appears at byte address 0x1c0, which is where bank 14, word 0 should be.&lt;BR /&gt;And my value (0x12000007) for bank 12, word 7 actually appears at byte address 0x1dc, which is where bank 14, word 7 should be.&lt;BR /&gt;Furthermore, the values for banks 14 and 15 do not appear anywhere in the nvmem dump.&lt;/P&gt;&lt;P&gt;Please see below for uboot command log and subsequent nvmem dump.&lt;/P&gt;&lt;P&gt;Can anyone suggest a reason for this anomaly? Is my address arithmetic correct? Why can't I see banks 14 &amp;amp; 15 in the nvmem dump?&lt;/P&gt;&lt;P&gt;Thanks,&lt;BR /&gt;Tom. &lt;LI-EMOJI id="lia_slightly-smiling-face" title=":slightly_smiling_face:"&gt;&lt;/LI-EMOJI&gt;&lt;/P&gt;&lt;P&gt;NAME="NXP i.MX Release Distro"&lt;BR /&gt;VERSION="5.10-hardknott (hardknott)"&lt;BR /&gt;VERSION_ID=5.10-hardknott&lt;/P&gt;&lt;P&gt;Note, in the fuse command, bank address 12 is DECIMAL not hex, however the value IS in hex. For hex bank address, you would use "fuse override 0xc 0 12000000"&lt;BR /&gt;=&amp;gt; fuse override 12 0 12000000&lt;BR /&gt;Overriding bank 12 word 0x00000000 with 0x12000000...&lt;BR /&gt;=&amp;gt; fuse override 13 0 13000000&lt;BR /&gt;Overriding bank 13 word 0x00000000 with 0x13000000...&lt;BR /&gt;=&amp;gt; fuse override 14 0 14000000&lt;BR /&gt;Overriding bank 14 word 0x00000000 with 0x14000000...&lt;BR /&gt;=&amp;gt; fuse override 15 0 15000000&lt;BR /&gt;Overriding bank 15 word 0x00000000 with 0x15000000...&lt;BR /&gt;=&amp;gt; fuse override 12 7 12000007&lt;BR /&gt;Overriding bank 12 word 0x00000007 with 0x12000007...&lt;BR /&gt;=&amp;gt; fuse override 13 7 13000007&lt;BR /&gt;Overriding bank 13 word 0x00000007 with 0x13000007...&lt;BR /&gt;=&amp;gt; fuse override 14 7 14000007&lt;BR /&gt;Overriding bank 14 word 0x00000007 with 0x14000007...&lt;BR /&gt;=&amp;gt; fuse override 15 7 15000007&lt;BR /&gt;Overriding bank 15 word 0x00000007 with 0x15000007...&lt;BR /&gt;=&amp;gt; fuse read 12 0&lt;BR /&gt;Reading bank 12:&lt;/P&gt;&lt;P&gt;Word 0x00000000: 12000000&lt;BR /&gt;=&amp;gt; fuse read 13 0&lt;BR /&gt;Reading bank 13:&lt;/P&gt;&lt;P&gt;Word 0x00000000: 13000000&lt;BR /&gt;=&amp;gt; fuse read 14 0&lt;BR /&gt;Reading bank 14:&lt;/P&gt;&lt;P&gt;Word 0x00000000: 14000000&lt;BR /&gt;=&amp;gt; fuse read 15 0&lt;BR /&gt;Reading bank 15:&lt;/P&gt;&lt;P&gt;Word 0x00000000: 15000000&lt;BR /&gt;=&amp;gt; fuse read 12 7&lt;BR /&gt;Reading bank 12:&lt;/P&gt;&lt;P&gt;Word 0x00000007: 12000007&lt;BR /&gt;=&amp;gt; fuse read 13 7&lt;BR /&gt;Reading bank 13:&lt;/P&gt;&lt;P&gt;Word 0x00000007: 13000007&lt;BR /&gt;=&amp;gt; fuse read 14 7&lt;BR /&gt;Reading bank 14:&lt;/P&gt;&lt;P&gt;Word 0x00000007: 14000007&lt;BR /&gt;=&amp;gt; fuse read 15 7&lt;BR /&gt;Reading bank 15:&lt;/P&gt;&lt;P&gt;Word 0x00000007: 15000007&lt;/P&gt;&lt;P&gt;root@smartcom:~# hexdump /sys/bus/nvmem/devices/imx-ocotp0/nvmem&lt;BR /&gt;0000000 8003 00b2 6b3c d965 79d4 3d28 0050 78f2&lt;BR /&gt;0000010 2502 0241 0000 0000 0040 0008 0000 0000&lt;BR /&gt;0000020 0080 0000 0000 0000 0093 0000 0000 0000&lt;BR /&gt;0000030 0000 0000 0000 0000 0569 5955 0000 0000&lt;BR /&gt;0000040 bada bada bada bada bada bada bada bada&lt;BR /&gt;*&lt;BR /&gt;0000060 0000 0000 0000 0000 0000 0000 0000 0000&lt;BR /&gt;*&lt;BR /&gt;0000080 0000 0000 0000 0000 8221 287e 8034 0000&lt;BR /&gt;0000090 0000 0000 bada bada 0000 0000 0000 0000&lt;BR /&gt;00000a0 0000 0000 0000 0000 0000 0000 0000 0000&lt;BR /&gt;00000b0 0000 0000 0040 0000 0000 0000 0000 0000&lt;BR /&gt;00000c0 0000 0000 0000 0000 0000 0000 0000 0000&lt;BR /&gt;*&lt;BR /&gt;0000100 0801 5500 29d8 0000 2d20 da01 0801 5500&lt;BR /&gt;0000110 2a04 0000 f11a 9afc 2003 5500 d000 0091&lt;BR /&gt;0000120 6860 b110 68a6 42ae d300 462e 68e0 4540&lt;BR /&gt;0000130 d001 f6e5 9cfe f6e5 9d00 0000 0000 0000&lt;BR /&gt;0000140 0000 0000 0000 0000 0000 0000 0000 0000&lt;BR /&gt;*&lt;BR /&gt;00001c0 0000 1200 0000 0000 0000 0000 0000 0000&lt;BR /&gt;00001d0 0000 0000 0000 0000 0000 0000 0007 1200&lt;BR /&gt;00001e0 0000 1300 0000 0000 0000 0000 0000 0000&lt;BR /&gt;00001f0 0000 0000 0000 0000 0000 0000 0007 1300&lt;BR /&gt;0000200&lt;/P&gt;</description>
      <pubDate>Mon, 03 Jul 2023 11:10:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1680476#M208544</guid>
      <dc:creator>logman</dc:creator>
      <dc:date>2023-07-03T11:10:20Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1681970#M208703</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219575"&gt;@logman&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;One should not use the above-mentioned equation.&lt;/P&gt;
&lt;P&gt;To get the correct offset, One should see&lt;STRONG&gt;&amp;nbsp;35.5 OCOTP Memory Map/Register Definition&lt;/STRONG&gt; in RM.&lt;/P&gt;
&lt;P&gt;For Example,&lt;/P&gt;
&lt;P&gt;fuse =&amp;gt; bank 12 &amp;amp; word 0.&lt;BR /&gt;Then find out offset from&amp;nbsp;&lt;STRONG&gt;&amp;nbsp;35.5 OCOTP Memory Map/Register Definition &lt;/STRONG&gt;for bank12 &amp;amp; word 0;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot from 2023-07-05 15-50-42.png" style="width: 588px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/230896i43BE5C13917782F8/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2023-07-05 15-50-42.png" alt="Screenshot from 2023-07-05 15-50-42.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Here, offset = 0xB00 &amp;amp; offset of the first word in 0th bank is 0x400.&lt;/P&gt;
&lt;P&gt;Now, (0xB00 - 0x400)/0x4 = (0x700)/0x4 =&amp;nbsp;&lt;SPAN&gt;0x1C0.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;I hope it helps!&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Dhruvit Vasavada&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 11:06:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1681970#M208703</guid>
      <dc:creator>Dhruvit</dc:creator>
      <dc:date>2023-07-05T11:06:54Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1682138#M208724</link>
      <description>&lt;P&gt;Thanks for taking the time to read and respond Dhruvit. Your answer makes sense.&lt;/P&gt;&lt;P&gt;However, it leads me to another question/problem...&lt;/P&gt;&lt;P&gt;Bank 8 starts at address 0x140&lt;BR /&gt;Bank 9 starts at address 0x160&lt;BR /&gt;etc...&lt;BR /&gt;Bank 13 starts at address 0x1e0&lt;BR /&gt;Bank 14 starts at address 0x200&lt;BR /&gt;Bank 15 starts at address 0x220&lt;/P&gt;&lt;P&gt;This addressing makes sense.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;I've experimented by writing to OTP shadow registers using boot fuse override, then reading via the linux 'nvmem' file using:&lt;BR /&gt;hexdump -C -v /sys/bus/nvmem/devices/imx-ocotp0/nvmem&lt;/P&gt;&lt;P&gt;I can see banks 8 to 13 appear at addresses 0x140 to 0x1ff.&lt;BR /&gt;However, the nvmem hexdump only gives me read access up to 0x1ff,&lt;BR /&gt;so I cannot read banks 14 and 15 at addresses 0x200 and 0x220.&lt;/P&gt;&lt;P&gt;Can you suggest how I can access banks 14 and 15 from the linux application please?&lt;BR /&gt;I can access them from uboot fuse commands, but I can't see them in nvmem:&lt;/P&gt;&lt;P&gt;# hexdump -C -v /sys/bus/nvmem/devices/imx-ocotp0/nvmem&lt;BR /&gt;00000000 03 80 b2 00 3c 6b 65 d9 d4 79 28 3d 50 00 f2 78 |....&amp;lt;ke..y(=P..x|&lt;BR /&gt;00000010 02 25 41 02 00 00 00 00 40 00 08 00 00 00 00 00 |.%A.....@.......|&lt;BR /&gt;00000020 80 00 00 00 00 00 00 00 93 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000030 00 00 00 00 00 00 00 00 69 05 55 59 00 00 00 00 |........i.UY....|&lt;BR /&gt;00000040 da ba da ba da ba da ba da ba da ba da ba da ba |................|&lt;BR /&gt;00000050 da ba da ba da ba da ba da ba da ba da ba da ba |................|&lt;BR /&gt;00000060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000080 00 00 00 00 00 00 00 00 21 82 7e 28 34 80 00 00 |........!.~(4...|&lt;BR /&gt;00000090 00 00 00 00 da ba da ba 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000000a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000000b0 00 00 00 00 40 00 00 00 00 00 00 00 00 00 00 00 |....@...........|&lt;BR /&gt;000000c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000000d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000000e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000000f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000100 01 08 00 55 d8 29 00 00 20 2d 01 da 01 08 00 55 |...U.).. -.....U|&lt;BR /&gt;00000110 04 2a 00 00 1a f1 fc 9a 03 20 00 55 00 d0 91 00 |.*....... .U....|&lt;BR /&gt;00000120 60 68 10 b1 a6 68 ae 42 00 d3 2e 46 e0 68 40 45 |`h...h.B...F.h@E|&lt;BR /&gt;00000130 01 d0 e5 f6 fe 9c e5 f6 00 9d 00 00 00 00 00 00 |................|&lt;BR /&gt;00000140 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000150 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000160 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000170 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000180 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000190 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001c0 12 12 12 12 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001e0 13 13 13 13 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;000001f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|&lt;BR /&gt;00000200&lt;/P&gt;</description>
      <pubDate>Wed, 05 Jul 2023 16:24:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1682138#M208724</guid>
      <dc:creator>logman</dc:creator>
      <dc:date>2023-07-05T16:24:54Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1683166#M208801</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219575"&gt;@logman&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Thanks for pointing out this issue.&lt;/P&gt;
&lt;P&gt;This issue seems to be due to &lt;STRONG&gt;nregs&lt;/STRONG&gt; value in&amp;nbsp;&lt;SPAN&gt;imx6ul_params in&amp;nbsp;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.1.y/drivers/nvmem/imx-ocotp.c" target="_self"&gt;/drivers/nvmem/imx-ocotp.c&lt;/A&gt; driver.&lt;BR /&gt;(which is limited to 128)&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Could you please try after making the below change in &lt;SPAN&gt;&lt;A href="https://github.com/nxp-imx/linux-imx/blob/lf-6.1.y/drivers/nvmem/imx-ocotp.c" target="_self"&gt;/drivers/nvmem/imx-ocotp.c&lt;/A&gt;&amp;nbsp;&amp;nbsp;&lt;/SPAN&gt;driver.&lt;/P&gt;
&lt;P&gt;static const struct ocotp_params &lt;STRONG&gt;imx6ul_params&lt;/STRONG&gt; = {&lt;BR /&gt;-&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; .nregs = 128,&lt;BR /&gt;&lt;STRONG&gt;+&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;.nregs = 144&lt;/STRONG&gt;&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; .bank_address_words = 0,&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; .set_timing = imx_ocotp_set_imx6_timing,&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; .ctrl = IMX_OCOTP_BM_CTRL_DEFAULT,&lt;BR /&gt;};&lt;/P&gt;
&lt;P&gt;I hope it helps!&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Dhruvit Vasavada&lt;/P&gt;</description>
      <pubDate>Thu, 06 Jul 2023 12:05:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1683166#M208801</guid>
      <dc:creator>Dhruvit</dc:creator>
      <dc:date>2023-07-06T12:05:45Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1684598#M208939</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/201299"&gt;@Dhruvit&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I can confirm that the patch worked and I can now read all 0x240 bytes in the nvmem file.&lt;/P&gt;&lt;P&gt;Please advise whether NXP will provide the fix in future releases of the driver, otherwise there will be a conflict for my patch.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Tom.&lt;/P&gt;</description>
      <pubDate>Mon, 10 Jul 2023 07:48:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1684598#M208939</guid>
      <dc:creator>logman</dc:creator>
      <dc:date>2023-07-10T07:48:56Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6UL OTP Memory Addressing Anomaly</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1687160#M209189</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/219575"&gt;@logman&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;We have forwarded this issue to BSP maintainers.&lt;/P&gt;
&lt;P&gt;It will be fixed in the next release.&lt;/P&gt;
&lt;P&gt;Can I mark this case as close if there are no further queries?&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Dhruvit Vasavadad&lt;/P&gt;</description>
      <pubDate>Thu, 13 Jul 2023 06:15:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6UL-OTP-Memory-Addressing-Anomaly/m-p/1687160#M209189</guid>
      <dc:creator>Dhruvit</dc:creator>
      <dc:date>2023-07-13T06:15:26Z</dc:date>
    </item>
  </channel>
</rss>

