<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8MN MIPI DSI ISSUE in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1673348#M207927</link>
    <description>&lt;P&gt;Dear Qmiller：&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;SPAN class=""&gt;In this scheme, the MIPI-DSI interface of IMX8MN is connected to the ICN6211, and the LINUX system is directly used. &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Sorry, I sent the wrong attachment.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;SPAN class=""&gt;An attachment has been added again, please check.&lt;/SPAN&gt;&lt;SPAN class=""&gt; Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Best Regards！&lt;/P&gt;</description>
    <pubDate>Wed, 21 Jun 2023 07:08:38 GMT</pubDate>
    <dc:creator>jack_huang1</dc:creator>
    <dc:date>2023-06-21T07:08:38Z</dc:date>
    <item>
      <title>IMX8MN MIPI DSI ISSUE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1672785#M207876</link>
      <description>&lt;P&gt;Dears，&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;SPAN class=""&gt;The IMX8MN project encountered a problem related to MIPI DSI display, the specific problem is that the MIPI DSI output is connected to the MIPI to RGB chip (ICN6211), and the SDK version is LINUX SDK &lt;/SPAN&gt;&lt;SPAN class=""&gt;5.10.72_2.0.0 (5.10.72 kernel), the following vblank wait timed was displayed during kernel initialization &lt;/SPAN&gt;&lt;SPAN class=""&gt;out exception.&lt;/SPAN&gt;&lt;SPAN class=""&gt; Attached is the completed dts configuration and log information, please check.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 2.022054] panel-simple-dsi 32e10000.dsi_controller.0:&lt;/P&gt;&lt;P&gt;panel_simple_enable&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037632] ------------[ cut here ]------------&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037637] [CRTC:33:crtc-0] vblank wait timed out&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037685] WARNING: CPU: 1 PID: 122 at&lt;/P&gt;&lt;P&gt;drivers/gpu/drm/drm_atomic_helper.c:1512&lt;/P&gt;&lt;P&gt;drm_atomic_helper_wait_for_vblanks.part.0+0x32c/0x340&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037688] Modules linked in:&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037698] CPU: 1 PID: 122 Comm: kworker/1:4 Not tainted&lt;/P&gt;&lt;P&gt;5.10.72-g56482195abaf-dirty #28&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037701] Hardware name: NXP i.MX8MNano DDR4 EVK board (DT)&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037711] Workqueue: events deferred_probe_work_func&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037719] pstate: 60000005 (nZCv daif -PAN -UAO -TCO BTYPE=--)&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037724] pc : drm_atomic_helper_wait_for_vblanks.part.0+0x32c/0x340&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037729] lr : drm_atomic_helper_wait_for_vblanks.part.0+0x32c/0x340&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037732] sp : ffff800012d0b470&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037735] x29: ffff800012d0b490 x28: ffff8000119f1c50&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037741] x27: 0000000000000000 x26: ffff8000119f1c28&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037748] x25: 0000000000000001 x24: 0000000000000038&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037755] x23: ffff0000044a0888 x22: ffff0000044a1000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037762] x21: ffff00000356ee00 x20: 0000000000000000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037767] x19: 0000000000000000 x18: ffff800012231c88&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037774] x17: 0000000000000000 x16: 0000000000000000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037780] x15: 0000000000000030 x14: ffff800012518760&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037786] x13: ffffffffffffffff x12: fffffffffffc460f&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037794] x11: ffff800012231ca0 x10: fffffffffffe0000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037801] x9 : ffff800012d0b470 x8 : 6d69742074696177&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037808] x7 : 206b6e616c627620 x6 : 00000000fffff12a&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037815] x5 : 0000000000000000 x4 : 0000000000000000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037821] x3 : 00000000ffffffff x2 : 0000000000000000&lt;/P&gt;&lt;P&gt;[&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.037827] x1 : 0000000000000000 x0 : ffff000003770000&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Thank you！&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Best Regards！&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 20 Jun 2023 14:02:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1672785#M207876</guid>
      <dc:creator>jack_huang1</dc:creator>
      <dc:date>2023-06-20T14:02:49Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MN MIPI DSI ISSUE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1673100#M207901</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/137206"&gt;@jack_huang1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please confirm that you uploaded two same dtsi files.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;How does customer control the ICN6211 chip? with linux driver or external mcu?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jun 2023 01:14:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1673100#M207901</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2023-06-21T01:14:47Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MN MIPI DSI ISSUE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1673348#M207927</link>
      <description>&lt;P&gt;Dear Qmiller：&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;SPAN class=""&gt;In this scheme, the MIPI-DSI interface of IMX8MN is connected to the ICN6211, and the LINUX system is directly used. &lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Sorry, I sent the wrong attachment.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;SPAN class=""&gt;An attachment has been added again, please check.&lt;/SPAN&gt;&lt;SPAN class=""&gt; Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Best Regards！&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jun 2023 07:08:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1673348#M207927</guid>
      <dc:creator>jack_huang1</dc:creator>
      <dc:date>2023-06-21T07:08:38Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MN MIPI DSI ISSUE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1675285#M208071</link>
      <description>&lt;P&gt;If customer doesn't need use i2c to control the icn6211, they should only use mipi-&amp;gt;panel, not add bridge type in dts.&lt;/P&gt;
&lt;P&gt;If they need use i2c to control the icn6211, they should move bridge node into i2c node.&lt;/P&gt;</description>
      <pubDate>Sun, 25 Jun 2023 02:46:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MN-MIPI-DSI-ISSUE/m-p/1675285#M208071</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2023-06-25T02:46:38Z</dc:date>
    </item>
  </channel>
</rss>

