<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic System will not resume from suspend to memory with PCIE enabled in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243546#M20705</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This is on an i.MX6Solo custom board based on the sabresd, running the yocto dora 3.10.9_alpha kernel.&amp;nbsp; Suspend/Resume from suspend to memory was working fine until PCIE was enabled.&amp;nbsp; With PCIE enabled most times the resume fails during the noirq resume of device, in the pcie driver.&amp;nbsp; It will sometimes wake, but most times it hangs at the first read of the pcie's own config space as part of the pci_power_up call where it's updating the current state, it's trying to read PM_CTRL register to update the power state.&amp;nbsp; I've tested the same thing on the sabresd board and it runs fine there, it also ran fine on the custom board with the 3.0.35 kernel.&amp;nbsp; The problem occurs with and without a card plugged into the pcie slot.&amp;nbsp; Any ideas on what may cause this?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;BR /&gt;Scott&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 18 Feb 2014 21:19:05 GMT</pubDate>
    <dc:creator>scottwarner</dc:creator>
    <dc:date>2014-02-18T21:19:05Z</dc:date>
    <item>
      <title>System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243546#M20705</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This is on an i.MX6Solo custom board based on the sabresd, running the yocto dora 3.10.9_alpha kernel.&amp;nbsp; Suspend/Resume from suspend to memory was working fine until PCIE was enabled.&amp;nbsp; With PCIE enabled most times the resume fails during the noirq resume of device, in the pcie driver.&amp;nbsp; It will sometimes wake, but most times it hangs at the first read of the pcie's own config space as part of the pci_power_up call where it's updating the current state, it's trying to read PM_CTRL register to update the power state.&amp;nbsp; I've tested the same thing on the sabresd board and it runs fine there, it also ran fine on the custom board with the 3.0.35 kernel.&amp;nbsp; The problem occurs with and without a card plugged into the pcie slot.&amp;nbsp; Any ideas on what may cause this?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;BR /&gt;Scott&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Feb 2014 21:19:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243546#M20705</guid>
      <dc:creator>scottwarner</dc:creator>
      <dc:date>2014-02-18T21:19:05Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243547#M20706</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Scott&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; We have a patch to enable PCIe PM in 3.10.9 Beta release, please get it to have a try.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;commit 615ee93d9fcafc55ee487588fa1c39be47bc3d54&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Author: Richard Zhu &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:r65037@freescale.com"&gt;r65037@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Date:&amp;nbsp;&amp;nbsp; Mon Nov 18 16:42:18 2013 +0800&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ENGR00288409 pcie: enable pcie pm when pcie is enabled&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; L2 can exit by 'reset' or Inband beacon (from remote EP)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; toggling phy_powerdown has same effect as 'inband beacon'&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; So, toggle bit18 of GPR1, used as a workaround of errata&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; "PCIe PCIe does not support L2 Power Down"&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; WARNING: This is not official workaround for ERR005723. But we&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; have not found issue yet. User should take own risk to use it.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Signed-off-by: Richard Zhu &amp;lt;&lt;/SPAN&gt;&lt;A class="jive-link-email-small" href="mailto:r65037@freescale.com"&gt;r65037@freescale.com&lt;/A&gt;&lt;SPAN&gt;&amp;gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;arch/arm/mach-imx/pm-imx6.c&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;diff --git a/arch/arm/mach-imx/pm-imx6.c b/arch/arm/mach-imx/pm-imx6.c&lt;/P&gt;&lt;P&gt;index 5629f11..a4af0c5 100644&lt;/P&gt;&lt;P&gt;--- a/arch/arm/mach-imx/pm-imx6.c&lt;/P&gt;&lt;P&gt;+++ b/arch/arm/mach-imx/pm-imx6.c&lt;/P&gt;&lt;P&gt;@@ -18,6 +18,9 @@&lt;/P&gt;&lt;P&gt; #include &amp;lt;linux/of_irq.h&amp;gt;&lt;/P&gt;&lt;P&gt; #include &amp;lt;linux/suspend.h&amp;gt;&lt;/P&gt;&lt;P&gt; #include &amp;lt;linux/genalloc.h&amp;gt;&lt;/P&gt;&lt;P&gt;+#include &amp;lt;linux/regmap.h&amp;gt;&lt;/P&gt;&lt;P&gt;+#include &amp;lt;linux/mfd/syscon.h&amp;gt;&lt;/P&gt;&lt;P&gt;+#include &amp;lt;linux/mfd/syscon/imx6q-iomuxc-gpr.h&amp;gt;&lt;/P&gt;&lt;P&gt; #include &amp;lt;asm/cacheflush.h&amp;gt;&lt;/P&gt;&lt;P&gt; #include &amp;lt;asm/fncpy.h&amp;gt;&lt;/P&gt;&lt;P&gt; #include &amp;lt;asm/proc-fns.h&amp;gt;&lt;/P&gt;&lt;P&gt;@@ -223,6 +226,24 @@ static int imx6_suspend_finish(unsigned long val)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; static int imx6_pm_enter(suspend_state_t state)&lt;/P&gt;&lt;P&gt; {&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; struct regmap *g;&lt;/P&gt;&lt;P&gt;+&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /*&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /*&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * L2 can exit by 'reset' or Inband beacon (from remote EP)&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * toggling phy_powerdown has same effect as 'inband beacon'&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * So, toggle bit18 of GPR1, used as a workaround of errata&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * "PCIe PCIe does not support L2 Power Down"&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; */&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; if (IS_ENABLED(CONFIG_PCI_IMX6)) {&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; g = syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; if (IS_ERR(g)) {&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; pr_err("failed to find fsl,imx6q-iomux-gpr regmap\n");&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return PTR_ERR(g);&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; regmap_update_bits(g, IOMUXC_GPR1, IMX6Q_GPR1_PCIE_TEST_PD,&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IMX6Q_GPR1_PCIE_TEST_PD);&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;+&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; switch (state) {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; case PM_SUSPEND_STANDBY:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; imx6_set_lpm(STOP_POWER_ON);&lt;/P&gt;&lt;P&gt;@@ -259,6 +280,17 @@ static int imx6_pm_enter(suspend_state_t state)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return -EINVAL;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /*&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * L2 can exit by 'reset' or Inband beacon (from remote EP)&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * toggling phy_powerdown has same effect as 'inband beacon'&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * So, toggle bit18 of GPR1, used as a workaround of errata&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; * "PCIe PCIe does not support L2 Power Down"&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; */&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; if (IS_ENABLED(CONFIG_PCI_IMX6)) {&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; regmap_update_bits(g, IOMUXC_GPR1, IMX6Q_GPR1_PCIE_TEST_PD,&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; !IMX6Q_GPR1_PCIE_TEST_PD);&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;+&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return 0;&lt;/P&gt;&lt;P&gt; }&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 19 Feb 2014 02:42:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243547#M20706</guid>
      <dc:creator>AnsonHuang</dc:creator>
      <dc:date>2014-02-19T02:42:58Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243548#M20707</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Youngcai,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Unfortunately I already had that patch and it didn't help with this problem, although it did fix the issue we had on the linux_3.0.35 bsp when trying to wake from sleep with a wifi card plugged into the pcie.&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This current issue happens whether or not the card is plugged into the pcie.&amp;nbsp; When I initially ported the 3.10.9_alpha bsp I had to change the pcie reference clock from the 125MHz clock from the sabresd dtb file to 100MHz (sata_ref_100m 187) for our board.&amp;nbsp; Prior to making that change pcie would not even linkup.&amp;nbsp; After making that change it linked and detected the wifi card, wifi card works fine.&amp;nbsp; We're just left with this new wakeup issue, happens with or without the card.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Scott&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Feb 2014 21:14:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243548#M20707</guid>
      <dc:creator>scottwarner</dc:creator>
      <dc:date>2014-02-24T21:14:13Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243549#M20708</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Scott,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm testing to see if adding a 1 ms per device delay w/ udelay in drivers/base/power/main.c device_resume_noirq (dev, state) at the end of the function will correct the problem. So far, so good; though, it's a pretty harsh workaround/fix to prevent a lockup on resume. I'm hoping someone comes up with something better. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Michael Robbeloth&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Mar 2014 11:53:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243549#M20708</guid>
      <dc:creator>michaelrobbelot</dc:creator>
      <dc:date>2014-03-10T11:53:33Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243550#M20709</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Michael:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; hi, does this workaround working for 3.0.35 kernel? I tried add udelay(1000) under error = device_resume_noirq(dev, state) in function "dpm_resume_noirq(pm_message_t state)"&lt;/P&gt;&lt;P&gt;and system will crash.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Apr 2014 22:42:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243550#M20709</guid>
      <dc:creator>wallyyeh</dc:creator>
      <dc:date>2014-04-17T22:42:27Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243551#M20710</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Wally,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We found this workaround led to device instability as you have seen. We finally decided to just add a partial wakelock to the launcher app and be done with it, which is okay for our device since it is AC connected 100% of the time. It's a shame, though, I would have liked to have found a solution that worked.-- this workaround bypasses power management entirely. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Michael Robbeloth&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Apr 2014 11:26:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243551#M20710</guid>
      <dc:creator>michaelrobbelot</dc:creator>
      <dc:date>2014-04-18T11:26:59Z</dc:date>
    </item>
    <item>
      <title>Re: System will not resume from suspend to memory with PCIE enabled</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243552#M20711</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I appreciate your reply :smileyhappy:, and I think your &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;partial wakelock&lt;/SPAN&gt; idea is good. &lt;/P&gt;&lt;P&gt;by test, close peripheral device the power is just 2.3Watt, against real suspend is 1.4Watt. that's acceptable to me.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Apr 2014 16:03:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/System-will-not-resume-from-suspend-to-memory-with-PCIE-enabled/m-p/243552#M20711</guid>
      <dc:creator>wallyyeh</dc:creator>
      <dc:date>2014-04-18T16:03:20Z</dc:date>
    </item>
  </channel>
</rss>

