<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX8MP PCI issue in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1651466#M205981</link>
    <description>&lt;P&gt;Did you identify an alternative LTE module /setup that is compatible ?&lt;/P&gt;</description>
    <pubDate>Tue, 16 May 2023 19:56:53 GMT</pubDate>
    <dc:creator>orvar</dc:creator>
    <dc:date>2023-05-16T19:56:53Z</dc:date>
    <item>
      <title>i.MX8MP PCI issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1446765#M189532</link>
      <description>&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I have bought the Variscite evaluation kit, so I am using a VAR-SOM-MX8M-PLUS and Symphony board together.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am using Debian Bullseye OS. Image:&amp;nbsp;imx8mp-var-dart-debian-bullseye-5.10.52-v1.0.img.gz&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;When de-risking the board and testing all required interfaces. I encountered a problem with the PCI interface (mPCIe connector). I will be using an EG25-G mPCIe cellular module in the project.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Not sure how to continue troubleshooting this. Do you have any solutions/recommendations? Also let me know if there are any other outputs or diagnostics that would be helpful.&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;I receive no output from lspci&amp;nbsp;when using the &lt;SPAN&gt;Quectel EG25-G, T&lt;/SPAN&gt;&lt;SPAN&gt;elit LE910C1-AP, FN-Link 6222D-UUB and when&lt;/SPAN&gt;&amp;nbsp;using no mPCIe device&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks heaps in advance.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;Diagnostic Messages:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;root@CEI:~# dmesg | grep pci&lt;BR /&gt;[ 0.173369] imx8-pcie-phy 32f00000.pcie-phy: failed to get imx pcie phy clock&lt;BR /&gt;[ 1.747826] imx6q-pcie 33800000.pcie: supply epdev_on not found, using dummy regulator&lt;BR /&gt;[ 1.763352] imx6q-pcie 33800000.pcie: EXT REF_CLK is used!.&lt;BR /&gt;[ 1.769545] imx6q-pcie 33800000.pcie: PCIe PHY PLL clock is locked.&lt;BR /&gt;[ 1.831769] imx6q-pcie 33800000.pcie: PCIe PLL locked after 0 us.&lt;BR /&gt;[ 1.842990] imx6q-pcie 33800000.pcie: host bridge /soc@0/pcie@33800000 ranges:&lt;BR /&gt;[ 1.855747] imx6q-pcie 33800000.pcie: No bus range found for /soc@0/pcie@33800000, using [bus 00-ff]&lt;BR /&gt;[ 1.870637] imx6q-pcie 33800000.pcie: IO 0x001ff80000..0x001ff8ffff -&amp;gt; 0x0000000000&lt;BR /&gt;[ 1.886290] imx6q-pcie 33800000.pcie: MEM 0x0018000000..0x001fefffff -&amp;gt; 0x0018000000&lt;BR /&gt;[ 1.902093] imx6q-pcie 33800000.pcie: invalid resource&lt;BR /&gt;[ 2.911739] imx6q-pcie 33800000.pcie: Phy link never came up&lt;BR /&gt;[ 2.917459] imx6q-pcie 33800000.pcie: failed to initialize host&lt;BR /&gt;[ 2.923420] imx6q-pcie 33800000.pcie: unable to add pcie port.&lt;/P&gt;</description>
      <pubDate>Wed, 20 Apr 2022 22:21:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1446765#M189532</guid>
      <dc:creator>ABDNI</dc:creator>
      <dc:date>2022-04-20T22:21:36Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8MP PCI issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1448941#M189688</link>
      <description>&lt;P&gt;The reason for the issue was the the Variscite Symphony board's mPCIe interface doesn't support USB communication, pins 36 and 38 are left un-routed on the carrier board. The mPCIe cellular modules that I was testing with require USB support to function.&lt;/P&gt;</description>
      <pubDate>Tue, 26 Apr 2022 05:49:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1448941#M189688</guid>
      <dc:creator>ABDNI</dc:creator>
      <dc:date>2022-04-26T05:49:09Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8MP PCI issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1651466#M205981</link>
      <description>&lt;P&gt;Did you identify an alternative LTE module /setup that is compatible ?&lt;/P&gt;</description>
      <pubDate>Tue, 16 May 2023 19:56:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8MP-PCI-issue/m-p/1651466#M205981</guid>
      <dc:creator>orvar</dc:creator>
      <dc:date>2023-05-16T19:56:53Z</dc:date>
    </item>
  </channel>
</rss>

