<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: RMII on IMX6Q in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242367#M20432</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Christophe,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have a problem in using imx6Solo and TLK105L PHY chip on RMII mode. The transmit interrupt never triggered. I have configured the GPR, SION and IOMUX correctly.&lt;/P&gt;&lt;P&gt;Our schematics looks like yours with the following changes:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;GPIO16 &amp;lt;---- External Clock -----&amp;gt;PHY&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;RGMII_TX_CTL is used for other peripheral and not connected to clock as you have mentioned.&lt;/P&gt;&lt;P&gt;any inputs would be a great help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 12 Jan 2015 04:56:33 GMT</pubDate>
    <dc:creator>PraveenM</dc:creator>
    <dc:date>2015-01-12T04:56:33Z</dc:date>
    <item>
      <title>RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242362#M20427</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I've connected a lan8720 with imx6q, following doc recommandations. Component seems to correctly respond but there's no way to ping .&lt;/P&gt;&lt;P&gt;I've read in posts that imx6 kernel doesn't support rmii no longer, and that a patch is necessary. Is it the case ? I join schematics and config.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Sans titre.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/40023i7FB32D3E7A3BCE79/image-size/large?v=v2&amp;amp;px=999" role="button" title="Sans titre.png" alt="Sans titre.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;&lt;P&gt;MX6Q_PAD_ENET_MDIO__ENET_MDIO,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_MDC__ENET_MDC,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_TX_EN__ENET_TX_EN,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_CRS_DV__ENET_RX_EN,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_RXD0__ENET_RDATA_0,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_RXD1__ENET_RDATA_1,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_TXD0__ENET_TDATA_0,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_TXD1__ENET_TDATA_1,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_ENET_RX_ER__ENET_RX_ER,&lt;/P&gt;&lt;P&gt;MX6Q_PAD_RGMII_TX_CTL__ENET_ANATOP_ETHERNET_REF_OUT,&amp;nbsp;&amp;nbsp;&amp;nbsp; /* Clock ref input */&lt;/P&gt;&lt;P&gt;MX6Q_PAD_EIM_D17__GPIO_3_17,&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* Reset RMII */&lt;/P&gt;&lt;P&gt;MX6Q_PAD_EIM_D16__GPIO_3_16,&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* Int RMII */&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I use an external 50 MHz ref clock. Init in the kernel is like below:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- reset MX6Q_PAD_EIM_D17__GPIO_3_1&lt;/P&gt;&lt;P&gt;- Bit 21 to 0: mxc_iomux_set_gpr_register(1, 21, 1, 0);&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;- imx6_init_fec(fec_data);&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;static struct fec_platform_data fec_data __initdata =&lt;/P&gt;&lt;P&gt;{&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; .init = mx6q_sabresd_fec_phy_init,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; .phy = PHY_INTERFACE_MODE_RMII,&lt;/P&gt;&lt;P&gt;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In uboot:&lt;/P&gt;&lt;P&gt;&amp;nbsp; /*&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; * get enet tx reference clk from internal clock from anatop&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; * GPR1[21] = 1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; */&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; reg =&amp;nbsp; readl(IOMUXC_BASE_ADDR + 0x4);&lt;/P&gt;&lt;P&gt;&amp;nbsp; // reg |= (0x1 &amp;lt;&amp;lt; 21);&lt;/P&gt;&lt;P&gt;&amp;nbsp; reg |= (0x0 &amp;lt;&amp;lt; 21);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* External clock chosen */&lt;/P&gt;&lt;P&gt;&amp;nbsp; writel(reg, IOMUXC_BASE_ADDR + 0x4);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And the modif&amp;nbsp; in fec_init()&lt;/P&gt;&lt;P&gt;#if defined(CONFIG_MX6Q) || defined(CONFIG_MX6DL)&lt;/P&gt;&lt;P&gt;&amp;nbsp; /* RGMII */&lt;/P&gt;&lt;P&gt;//&amp;nbsp;&amp;nbsp;&amp;nbsp; fecp-&amp;gt;rcr &amp;amp;= ~(0x100);&lt;/P&gt;&lt;P&gt;//&amp;nbsp;&amp;nbsp;&amp;nbsp; fecp-&amp;gt;rcr |= 0x44;&lt;/P&gt;&lt;P&gt;&amp;nbsp; /* RMII */&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; fecp-&amp;gt;rcr &amp;amp;= ~(0x40);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; fecp-&amp;gt;rcr |= 0x104;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;#endif&lt;/P&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And the log:&lt;/P&gt;&lt;P&gt;CPU: Freescale i.MX6 family TO1.2 at 792 MHz&lt;/P&gt;&lt;P&gt;Temperature:&amp;nbsp;&amp;nbsp; 40 C, calibration data 0x5b350a7d&lt;/P&gt;&lt;P&gt;mx6q pll1: 792MHz&lt;/P&gt;&lt;P&gt;mx6q pll2: 528MHz&lt;/P&gt;&lt;P&gt;mx6q pll3: 480MHz&lt;/P&gt;&lt;P&gt;mx6q pll8: 50MHz&lt;/P&gt;&lt;P&gt;ipg clock&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; : 66000000Hz&lt;/P&gt;&lt;P&gt;ipg per clock : 66000000Hz&lt;/P&gt;&lt;P&gt;uart clock&amp;nbsp;&amp;nbsp;&amp;nbsp; : 80000000Hz&lt;/P&gt;&lt;P&gt;cspi clock&amp;nbsp;&amp;nbsp;&amp;nbsp; : 60000000Hz&lt;/P&gt;&lt;P&gt;ahb clock&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; : 132000000Hz&lt;/P&gt;&lt;P&gt;axi clock&amp;nbsp;&amp;nbsp; : 264000000Hz&lt;/P&gt;&lt;P&gt;emi_slow clock: 132000000Hz&lt;/P&gt;&lt;P&gt;ddr clock&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; : 528000000Hz&lt;/P&gt;&lt;P&gt;usdhc1 clock&amp;nbsp; : 198000000Hz&lt;/P&gt;&lt;P&gt;usdhc2 clock&amp;nbsp; : 198000000Hz&lt;/P&gt;&lt;P&gt;usdhc3 clock&amp;nbsp; : 198000000Hz&lt;/P&gt;&lt;P&gt;usdhc4 clock&amp;nbsp; : 198000000Hz&lt;/P&gt;&lt;P&gt;nfc clock&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; : 24000000Hz&lt;/P&gt;&lt;P&gt;Board: i.MX6Q-SABRESD: unknown-board Board: 0x63012 [POR ]&lt;/P&gt;&lt;P&gt;Boot Device: SD&lt;/P&gt;&lt;P&gt;I2C:&amp;nbsp;&amp;nbsp; ready&lt;/P&gt;&lt;P&gt;DRAM:&amp;nbsp;&amp;nbsp; 1 GB&lt;/P&gt;&lt;P&gt;MMC:&amp;nbsp;&amp;nbsp; FSL_USDHC: 0,FSL_USDHC: 1&lt;/P&gt;&lt;P&gt;CLKCTL_CSCDR3&amp;nbsp;&amp;nbsp;&amp;nbsp; 108410x&lt;/P&gt;&lt;P&gt;CLKCTL_CHSCCDR&amp;nbsp;&amp;nbsp;&amp;nbsp; 2a9530x&lt;/P&gt;&lt;P&gt;In:&amp;nbsp;&amp;nbsp;&amp;nbsp; serial&lt;/P&gt;&lt;P&gt;Out:&amp;nbsp;&amp;nbsp; serial&lt;/P&gt;&lt;P&gt;Err:&amp;nbsp;&amp;nbsp; serial&lt;/P&gt;&lt;P&gt;Found PFUZE100! deviceid=10,revid=11&lt;/P&gt;&lt;P&gt;Net:&amp;nbsp;&amp;nbsp; got MAC address from IIM: 00:00:00:00:00:00&lt;/P&gt;&lt;P&gt;FEC0 [PRIME]&lt;/P&gt;&lt;P&gt;Hit any key to stop autoboot:&amp;nbsp; 0&lt;/P&gt;&lt;P&gt;mmc0 is current device&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MMC read: dev # 0, block # 2048, count 8192 ... 8192 blocks read: OK&lt;/P&gt;&lt;P&gt;## Booting kernel from Legacy Image at 10800000 ...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Image Name:&amp;nbsp;&amp;nbsp; Linux-3.0.35-2310-gc27cb38&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Image Type:&amp;nbsp;&amp;nbsp; ARM Linux Kernel Image (uncompressed)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Data Size:&amp;nbsp;&amp;nbsp;&amp;nbsp; 3430328 Bytes =&amp;nbsp; 3.3 MB&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Load Address: 10008000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Entry Point:&amp;nbsp; 10008000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Verifying Checksum ... OK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Loading Kernel Image ... OK&lt;/P&gt;&lt;P&gt;OK&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Starting kernel ...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Uncompressing Linux... done, booting the kernel.&lt;/P&gt;&lt;P&gt;Linux version 3.0.35-2310-gc27cb38 (lucid@ubuntu) (gcc version 4.6.2 20110630 (prerelease) (Freescale MAD -- Linaro 2011.07 -- Built at 2011/08/10 09:20) ) #156 SMP PREEMPT Fri Sep 20 08:40:07 CEST 2013&lt;/P&gt;&lt;P&gt;CPU: ARMv7 Processor [412fc09a] revision 10 (ARMv7), cr=10c53c7d&lt;/P&gt;&lt;P&gt;CPU: VIPT nonaliasing data cache, VIPT aliasing instruction cache&lt;/P&gt;&lt;P&gt;Machine: Freescale i.MX 6Quad/DualLite/Solo Sabre-SD Board&lt;/P&gt;&lt;P&gt;Ignoring unrecognised tag 0x54410008&lt;/P&gt;&lt;P&gt;Memory policy: ECC disabled, Data cache writealloc&lt;/P&gt;&lt;P&gt;CPU identified as i.MX6Q, silicon rev 1.2&lt;/P&gt;&lt;P&gt;PERCPU: Embedded 7 pages/cpu @8c008000 s5440 r8192 d15040 u32768&lt;/P&gt;&lt;P&gt;Built 1 zonelists in Zone order, mobility grouping on.&amp;nbsp; Total pages: 227328&lt;/P&gt;&lt;P&gt;Kernel command line: console=ttymxc0,115200 video=mxcfb0:dev=lcd,720P60R1,if=RGB24 video=mxcfb1:dev=ldb,LDB-XGA,if=RGB666 video=mxcfb2:dev=lcd,720P60R1,if=RGB32 video=mxcfb3:off root=/dev/mmcblk0p1 rw rootwait&lt;/P&gt;&lt;P&gt;PID hash table entries: 4096 (order: 2, 16384 bytes)&lt;/P&gt;&lt;P&gt;Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)&lt;/P&gt;&lt;P&gt;Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)&lt;/P&gt;&lt;P&gt;Memory: 640MB 256MB = 896MB total&lt;/P&gt;&lt;P&gt;Memory: 901296k/901296k available, 147280k reserved, 0K highmem&lt;/P&gt;&lt;P&gt;Virtual kernel memory layout:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; vector&amp;nbsp; : 0xffff0000 - 0xffff1000&amp;nbsp;&amp;nbsp; (&amp;nbsp;&amp;nbsp; 4 kB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; fixmap&amp;nbsp; : 0xfff00000 - 0xfffe0000&amp;nbsp;&amp;nbsp; ( 896 kB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; DMA&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; : 0xf4600000 - 0xffe00000&amp;nbsp;&amp;nbsp; ( 184 MB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; vmalloc : 0xc0800000 - 0xf2000000&amp;nbsp;&amp;nbsp; ( 792 MB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; lowmem&amp;nbsp; : 0x80000000 - 0xc0000000&amp;nbsp;&amp;nbsp; (1024 MB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; pkmap&amp;nbsp;&amp;nbsp; : 0x7fe00000 - 0x80000000&amp;nbsp;&amp;nbsp; (&amp;nbsp;&amp;nbsp; 2 MB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; modules : 0x7f000000 - 0x7fe00000&amp;nbsp;&amp;nbsp; (&amp;nbsp; 14 MB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; .init : 0x80008000 - 0x80036000&amp;nbsp;&amp;nbsp; ( 184 kB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; .text : 0x80036000 - 0x8065081c&amp;nbsp;&amp;nbsp; (6251 kB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; .data : 0x80652000 - 0x806ac300&amp;nbsp;&amp;nbsp; ( 361 kB)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; .bss : 0x806ac324 - 0x806f6d74&amp;nbsp;&amp;nbsp; ( 299 kB)&lt;/P&gt;&lt;P&gt;SLUB: Genslabs=13, HWalign=32, Order=0-3, MinObjects=0, CPUs=2, Nodes=1&lt;/P&gt;&lt;P&gt;Preemptible hierarchical RCU implementation.&lt;/P&gt;&lt;P&gt;NR_IRQS:496&lt;/P&gt;&lt;P&gt;MXC GPIO hardware&lt;/P&gt;&lt;P&gt;sched_clock: 32 bits at 3000kHz, resolution 333ns, wraps every 1431655ms&lt;/P&gt;&lt;P&gt;arm_max_freq=1&lt;/P&gt;&lt;P&gt;MXC_Early serial console at MMIO 0x2020000 (options '115200')&lt;/P&gt;&lt;P&gt;bootconsole [ttymxc0] enabled&lt;/P&gt;&lt;P&gt;Console: colour dummy device 80x30&lt;/P&gt;&lt;P&gt;Calibrating delay loop... 1581.05 BogoMIPS (lpj=7905280)&lt;/P&gt;&lt;P&gt;pid_max: default: 32768 minimum: 301&lt;/P&gt;&lt;P&gt;Mount-cache hash table entries: 512&lt;/P&gt;&lt;P&gt;CPU: Testing write buffer coherency: ok&lt;/P&gt;&lt;P&gt;hw perfevents: enabled with ARMv7 Cortex-A9 PMU driver, 7 counters available&lt;/P&gt;&lt;P&gt;CPU1: Booted secondary processor&lt;/P&gt;&lt;P&gt;Brought up 2 CPUs&lt;/P&gt;&lt;P&gt;SMP: Total of 2 processors activated (3162.11 BogoMIPS).&lt;/P&gt;&lt;P&gt;print_constraints: dummy:&lt;/P&gt;&lt;P&gt;NET: Registered protocol family 16&lt;/P&gt;&lt;P&gt;print_constraints: vddpu: 725 &amp;lt;--&amp;gt; 1300 mV at 700 mV fast normal&lt;/P&gt;&lt;P&gt;print_constraints: vddcore: 725 &amp;lt;--&amp;gt; 1300 mV at 1150 mV fast normal&lt;/P&gt;&lt;P&gt;print_constraints: vddsoc: 725 &amp;lt;--&amp;gt; 1300 mV at 1200 mV fast normal&lt;/P&gt;&lt;P&gt;print_constraints: vdd2p5: 2000 &amp;lt;--&amp;gt; 2775 mV at 2400 mV fast normal&lt;/P&gt;&lt;P&gt;print_constraints: vdd1p1: 800 &amp;lt;--&amp;gt; 1400 mV at 1100 mV fast normal&lt;/P&gt;&lt;P&gt;print_constraints: vdd3p0: 2625 &amp;lt;--&amp;gt; 3400 mV at 3000 mV fast normal&lt;/P&gt;&lt;P&gt;hw-breakpoint: found 6 breakpoint and 1 watchpoint registers.&lt;/P&gt;&lt;P&gt;hw-breakpoint: 1 breakpoint(s) reserved for watchpoint single-step.&lt;/P&gt;&lt;P&gt;hw-breakpoint: maximum watchpoint size is 4 bytes.&lt;/P&gt;&lt;P&gt;L310 cache controller enabled&lt;/P&gt;&lt;P&gt;l2x0: 16 ways, CACHE_ID 0x410000c7, AUX_CTRL 0x02070000, Cache size: 1048576 B&lt;/P&gt;&lt;P&gt;bio: create slab &amp;lt;bio-0&amp;gt; at 0&lt;/P&gt;&lt;P&gt;mxs-dma mxs-dma-apbh: initialized&lt;/P&gt;&lt;P&gt;print_constraints: vmmc: 3300 mV&lt;/P&gt;&lt;P&gt;SCSI subsystem initialized&lt;/P&gt;&lt;P&gt;spi_imx imx6q-ecspi.0: probed&lt;/P&gt;&lt;P&gt;spi_imx imx6q-ecspi.1: probed&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver usbfs&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver hub&lt;/P&gt;&lt;P&gt;usbcore: registered new device driver usb&lt;/P&gt;&lt;P&gt;Freescale USB OTG Driver loaded, $Revision: 1.55 $&lt;/P&gt;&lt;P&gt;i2c i2c-1: Failed to register i2c client pfuze100 at 0x08 (-16)&lt;/P&gt;&lt;P&gt;i2c i2c-1: Can't create device at 0x08&lt;/P&gt;&lt;P&gt;i2c i2c-2: Invalid 7-bit I2C address 0x00&lt;/P&gt;&lt;P&gt;i2c i2c-2: Can't create device at 0x00&lt;/P&gt;&lt;P&gt;imx-ipuv3 imx-ipuv3.0: IPU DMFC NORMAL mode: 1(0~1), 5B(4,5), 5F(6,7)&lt;/P&gt;&lt;P&gt;imx-ipuv3 imx-ipuv3.1: IPU DMFC NORMAL mode: 1(0~1), 5B(4,5), 5F(6,7)&lt;/P&gt;&lt;P&gt;mxc_mipi_csi2 mxc_mipi_csi2: i.MX MIPI CSI2 driver probed&lt;/P&gt;&lt;P&gt;mxc_mipi_csi2 mxc_mipi_csi2: i.MX MIPI CSI2 dphy version is 0x3130302a&lt;/P&gt;&lt;P&gt;MIPI CSI2 driver module loaded&lt;/P&gt;&lt;P&gt;Advanced Linux Sound Architecture Driver Version 1.0.24.&lt;/P&gt;&lt;P&gt;i2c-core: driver [max17135] using legacy suspend method&lt;/P&gt;&lt;P&gt;i2c-core: driver [max17135] using legacy resume method&lt;/P&gt;&lt;P&gt;Switching to clocksource mxc_timer1&lt;/P&gt;&lt;P&gt;NET: Registered protocol family 2&lt;/P&gt;&lt;P&gt;IP route cache hash table entries: 32768 (order: 5, 131072 bytes)&lt;/P&gt;&lt;P&gt;TCP established hash table entries: 131072 (order: 8, 1048576 bytes)&lt;/P&gt;&lt;P&gt;TCP bind hash table entries: 65536 (order: 7, 786432 bytes)&lt;/P&gt;&lt;P&gt;TCP: Hash tables configured (established 131072 bind 65536)&lt;/P&gt;&lt;P&gt;TCP reno registered&lt;/P&gt;&lt;P&gt;UDP hash table entries: 512 (order: 2, 16384 bytes)&lt;/P&gt;&lt;P&gt;UDP-Lite hash table entries: 512 (order: 2, 16384 bytes)&lt;/P&gt;&lt;P&gt;NET: Registered protocol family 1&lt;/P&gt;&lt;P&gt;RPC: Registered named UNIX socket transport module.&lt;/P&gt;&lt;P&gt;RPC: Registered udp transport module.&lt;/P&gt;&lt;P&gt;RPC: Registered tcp transport module.&lt;/P&gt;&lt;P&gt;RPC: Registered tcp NFSv4.1 backchannel transport module.&lt;/P&gt;&lt;P&gt;PMU: registered new PMU device of type 0&lt;/P&gt;&lt;P&gt;Static Power Management for Freescale i.MX6&lt;/P&gt;&lt;P&gt;wait mode is enabled for i.MX6&lt;/P&gt;&lt;P&gt;cpaddr = c0880000 suspend_iram_base=c08fc000&lt;/P&gt;&lt;P&gt;PM driver module loaded&lt;/P&gt;&lt;P&gt;IMX usb wakeup probe&lt;/P&gt;&lt;P&gt;add wake up source irq 75&lt;/P&gt;&lt;P&gt;IMX usb wakeup probe&lt;/P&gt;&lt;P&gt;cpu regulator init ldo=0&lt;/P&gt;&lt;P&gt;i.MXC CPU frequency driver&lt;/P&gt;&lt;P&gt;JFFS2 version 2.2. (NAND) Â© 2001-2006 Red Hat, Inc.&lt;/P&gt;&lt;P&gt;msgmni has been set to 1760&lt;/P&gt;&lt;P&gt;alg: No test for stdrng (krng)&lt;/P&gt;&lt;P&gt;io scheduler noop registered&lt;/P&gt;&lt;P&gt;io scheduler deadline registered&lt;/P&gt;&lt;P&gt;io scheduler cfq registered (default)&lt;/P&gt;&lt;P&gt;mxc_mipi_dsi mxc_mipi_dsi: i.MX MIPI DSI driver probed&lt;/P&gt;&lt;P&gt;MIPI DSI driver module loaded&lt;/P&gt;&lt;P&gt;mxc_sdc_fb mxc_sdc_fb.0: register mxc display driver lcd&lt;/P&gt;&lt;P&gt;Register driver LCD MODE IPU0 DI0 : 720P60R1&lt;/P&gt;&lt;P&gt;Console: switching to colour frame buffer device 90x80&lt;/P&gt;&lt;P&gt;mxc_sdc_fb mxc_sdc_fb.1: register mxc display driver ldb&lt;/P&gt;&lt;P&gt;_regulator_get: get() with no identifier&lt;/P&gt;&lt;P&gt;mxc_sdc_fb mxc_sdc_fb.2: register mxc display driver lcd&lt;/P&gt;&lt;P&gt;Register driver LCD MODE IPU0 DI0 : 720P60R1&lt;/P&gt;&lt;P&gt;mxc_sdc_fb mxc_sdc_fb.2: ipu0-di0 already in use&lt;/P&gt;&lt;P&gt;mxc_sdc_fb: probe of mxc_sdc_fb.2 failed with error -16&lt;/P&gt;&lt;P&gt;mxc_sdc_fb mxc_sdc_fb.3: Can't get fb option for mxcfb3!&lt;/P&gt;&lt;P&gt;imx-sdma imx-sdma: loaded firmware 1.1&lt;/P&gt;&lt;P&gt;imx-sdma imx-sdma: initialized&lt;/P&gt;&lt;P&gt;Serial: IMX driver&lt;/P&gt;&lt;P&gt;imx-uart.0: ttymxc0 at MMIO 0x2020000 (irq = 58) is a IMX&lt;/P&gt;&lt;P&gt;console [ttymxc0] enabled, bootconsole disabled&lt;/P&gt;&lt;P&gt;console [ttymxc0] enabled, bootconsole disabled&lt;/P&gt;&lt;P&gt;loop: module loaded&lt;/P&gt;&lt;P&gt;GPMI NAND driver registered. (IMX)&lt;/P&gt;&lt;P&gt;FEC Ethernet Driver&lt;/P&gt;&lt;P&gt;fec_enet_mii_bus: probed&lt;/P&gt;&lt;P&gt;ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.0: Freescale On-Chip EHCI Host Controller&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.0: new USB bus registered, assigned bus number 1&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.0: irq 75, io base 0x02184000&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.0: USB 2.0 started, EHCI 1.00&lt;/P&gt;&lt;P&gt;hub 1-0:1.0: USB hub found&lt;/P&gt;&lt;P&gt;hub 1-0:1.0: 1 port detected&lt;/P&gt;&lt;P&gt;add wake up source irq 72&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.1: Freescale On-Chip EHCI Host Controller&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.1: new USB bus registered, assigned bus number 2&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.1: irq 72, io base 0x02184200&lt;/P&gt;&lt;P&gt;fsl-ehci fsl-ehci.1: USB 2.0 started, EHCI 1.00&lt;/P&gt;&lt;P&gt;hub 2-0:1.0: USB hub found&lt;/P&gt;&lt;P&gt;hub 2-0:1.0: 1 port detected&lt;/P&gt;&lt;P&gt;Initializing USB Mass Storage driver...&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver usb-storage&lt;/P&gt;&lt;P&gt;USB Mass Storage support registered.&lt;/P&gt;&lt;P&gt;ARC USBOTG Device Controller driver (1 August 2005)&lt;/P&gt;&lt;P&gt;egalax_ts 1-0004: egalax_ts: failed to read firmware version&lt;/P&gt;&lt;P&gt;egalax_ts: probe of 1-0004 failed with error -5&lt;/P&gt;&lt;P&gt;egalax_ts 2-0004: egalax_ts: failed to read firmware version&lt;/P&gt;&lt;P&gt;egalax_ts: probe of 2-0004 failed with error -5&lt;/P&gt;&lt;P&gt;snvs_rtc snvs_rtc.0: rtc core: registered snvs_rtc as rtc0&lt;/P&gt;&lt;P&gt;i2c /dev entries driver&lt;/P&gt;&lt;P&gt;Linux video capture interface: v2.00&lt;/P&gt;&lt;P&gt;mxc_v4l2_output mxc_v4l2_output.0: V4L2 device registered as video16&lt;/P&gt;&lt;P&gt;mxc_v4l2_output mxc_v4l2_output.0: V4L2 device registered as video17&lt;/P&gt;&lt;P&gt;mxc_v4l2_output mxc_v4l2_output.0: V4L2 device registered as video18&lt;/P&gt;&lt;P&gt;imx2-wdt imx2-wdt.0: IMX2+ Watchdog Timer enabled. timeout=60s (nowayout=1)&lt;/P&gt;&lt;P&gt;sdhci: Secure Digital Host Controller Interface driver&lt;/P&gt;&lt;P&gt;sdhci: Copyright(c) Pierre Ossman&lt;/P&gt;&lt;P&gt;sdhci sdhci-esdhc-imx.0: no write-protect pin available!&lt;/P&gt;&lt;P&gt;sdhci sdhci-esdhc-imx.0: no card-detect pin available!&lt;/P&gt;&lt;P&gt;mmc0: no vmmc regulator found&lt;/P&gt;&lt;P&gt;mmc0: SDHCI controller on platform [sdhci-esdhc-imx.0] using DMA&lt;/P&gt;&lt;P&gt;mmc1: SDHCI controller on platform [sdhci-esdhc-imx.1] using DMA&lt;/P&gt;&lt;P&gt;mxc_vdoa mxc_vdoa: i.MX Video Data Order Adapter(VDOA) driver probed&lt;/P&gt;&lt;P&gt;VPU initialized&lt;/P&gt;&lt;P&gt;mxc_asrc registered&lt;/P&gt;&lt;P&gt;Thermal calibration data is 0x5b350a7d&lt;/P&gt;&lt;P&gt;Anatop Thermal registered as thermal_zone0&lt;/P&gt;&lt;P&gt;anatop_thermal_probe: default cooling device is cpufreq!&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver usbhid&lt;/P&gt;&lt;P&gt;usbhid: USB HID core driver&lt;/P&gt;&lt;P&gt;usbcore: registered new interface driver snd-usb-audio&lt;/P&gt;&lt;P&gt;Cirrus Logic CS42888 ALSA SoC Codec Driver&lt;/P&gt;&lt;P&gt;i2c-core: driver [cs42888] using legacy suspend method&lt;/P&gt;&lt;P&gt;i2c-core: driver [cs42888] using legacy resume method&lt;/P&gt;&lt;P&gt;imx_3stack asoc driver&lt;/P&gt;&lt;P&gt;ALSA device list:&lt;/P&gt;&lt;P&gt;&amp;nbsp; No soundcards found.&lt;/P&gt;&lt;P&gt;NET: Registered protocol family 26&lt;/P&gt;&lt;P&gt;TCP cubic registered&lt;/P&gt;&lt;P&gt;NET: Registered protocol family 17&lt;/P&gt;&lt;P&gt;lib80211: common routines for IEEE802.11 drivers&lt;/P&gt;&lt;P&gt;VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4&lt;/P&gt;&lt;P&gt;Bus freq driver module loaded&lt;/P&gt;&lt;P&gt;Bus freq driver Enabled&lt;/P&gt;&lt;P&gt;mxc_dvfs_core_probe&lt;/P&gt;&lt;P&gt;DVFS driver module loaded&lt;/P&gt;&lt;P&gt;snvs_rtc snvs_rtc.0: setting system clock to 1970-01-01 00:00:00 UTC (0)&lt;/P&gt;&lt;P&gt;Waiting for root device /dev/mmcblk0p1...&lt;/P&gt;&lt;P&gt;mmc0: host does not support reading read-only switch. assuming write-enable.&lt;/P&gt;&lt;P&gt;mmc0: new high speed SDHC card at address e624&lt;/P&gt;&lt;P&gt;mmcblk0: mmc0:e624 SU04G 3.69 GiB&lt;/P&gt;&lt;P&gt; mmcblk0: p1&lt;/P&gt;&lt;P&gt;EXT3-fs: barriers not enabled&lt;/P&gt;&lt;P&gt;EXT3-fs (mmcblk0p1): warning: maximal mount count reached, running e2fsck is recommended&lt;/P&gt;&lt;P&gt;kjournald starting.&amp;nbsp; Commit interval 5 seconds&lt;/P&gt;&lt;P&gt;EXT3-fs (mmcblk0p1): using internal journal&lt;/P&gt;&lt;P&gt;EXT3-fs (mmcblk0p1): recovery complete&lt;/P&gt;&lt;P&gt;EXT3-fs (mmcblk0p1): mounted filesystem with writeback data mode&lt;/P&gt;&lt;P&gt;VFS: Mounted root (ext3 filesystem) on device 179:1.&lt;/P&gt;&lt;P&gt;Freeing init memory: 184K&lt;/P&gt;&lt;P&gt;starting pid 1242, tty '': '/etc/rc.d/rcS'&lt;/P&gt;&lt;P&gt;Mounting /proc and /sys&lt;/P&gt;&lt;P&gt;Starting the hotplug events dispatcher udevd&lt;/P&gt;&lt;P&gt;udevd (1251): /proc/1251/oom_adj is deprecated, please use /proc/1251/oom_score_adj instead.&lt;/P&gt;&lt;P&gt;Synthesizing initial hotplug events&lt;/P&gt;&lt;P&gt;Mounting filesystems&lt;/P&gt;&lt;P&gt;mount: mounting usbfs on /proc/bus/usb failed: No such file or directory&lt;/P&gt;&lt;P&gt;Changing password for root&lt;/P&gt;&lt;P&gt;New password:&lt;/P&gt;&lt;P&gt;Bad password: too short&lt;/P&gt;&lt;P&gt;Retype password:&lt;/P&gt;&lt;P&gt;passwd: can't create '/etc/shadow+': File exists&lt;/P&gt;&lt;P&gt;passwd: can't update password file /etc/shadow&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;eth0: Freescale FEC PHY driver [Generic PHY] (mii_bus:phy_addr=1:00, irq=-1)&lt;/P&gt;&lt;P&gt;PHY: 1:00 - Link is Up - 100/Full&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;root@ /$ ifconfig -a&lt;/P&gt;&lt;P&gt;eth0&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Link encap:Ethernet&amp;nbsp; HWaddr 1E:ED:19:27:1A:B3&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; inet addr:192.168.1.115&amp;nbsp; Bcast:192.168.1.255&amp;nbsp; Mask:255.255.255.0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; UP BROADCAST RUNNING MULTICAST&amp;nbsp; MTU:1500&amp;nbsp; Metric:1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; RX packets:0 errors:0 dropped:0 overruns:0 frame:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; TX packets:0 errors:0 dropped:0 overruns:0 carrier:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; collisions:0 txqueuelen:1000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; RX bytes:0 (0.0 B)&amp;nbsp; TX bytes:0 (0.0 B)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;lo&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Link encap:Local Loopback&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; LOOPBACK&amp;nbsp; MTU:16436&amp;nbsp; Metric:1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; RX packets:0 errors:0 dropped:0 overruns:0 frame:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; TX packets:0 errors:0 dropped:0 overruns:0 carrier:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; collisions:0 txqueuelen:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; RX bytes:0 (0.0 B)&amp;nbsp; TX bytes:0 (0.0 B)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank for your help,&lt;/P&gt;&lt;P&gt;Christophe&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Sep 2013 08:16:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242362#M20427</guid>
      <dc:creator>christophe</dc:creator>
      <dc:date>2013-09-20T08:16:43Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242363#M20428</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,Chrisophe,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I didn't find issue from BSP setting, But It seems that there is a little issue in schematic. Please pull up MDIO pin to VDDIO via a 1.5K-resistor. Then try it again.&lt;/P&gt;&lt;P&gt;regards,&lt;/P&gt;&lt;P&gt;Weidong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 22 Sep 2013 01:22:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242363#M20428</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2013-09-22T01:22:02Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242364#M20429</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Weidong,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A good idea but it doesn't solved the issue.&lt;/P&gt;&lt;P&gt;rgds,&lt;/P&gt;&lt;P&gt;Christophe&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2013 14:18:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242364#M20429</guid>
      <dc:creator>christophe</dc:creator>
      <dc:date>2013-09-23T14:18:05Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242365#M20430</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Weidong,&lt;/P&gt;&lt;P&gt;I've just finished to add Fugan Duan's modifs for rmii into the kenel, and it solved the issue.&lt;/P&gt;&lt;P&gt;Nevertheless, thanks for your help.&lt;/P&gt;&lt;P&gt;Rgds,&lt;/P&gt;&lt;P&gt;Christophe.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2013 14:44:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242365#M20430</guid>
      <dc:creator>christophe</dc:creator>
      <dc:date>2013-09-23T14:44:20Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242366#M20431</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Where can I find "Fugan Duan's modifs".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;-Mike&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Dec 2013 17:18:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242366#M20431</guid>
      <dc:creator>mikeredd</dc:creator>
      <dc:date>2013-12-10T17:18:12Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242367#M20432</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Christophe,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have a problem in using imx6Solo and TLK105L PHY chip on RMII mode. The transmit interrupt never triggered. I have configured the GPR, SION and IOMUX correctly.&lt;/P&gt;&lt;P&gt;Our schematics looks like yours with the following changes:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;GPIO16 &amp;lt;---- External Clock -----&amp;gt;PHY&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;RGMII_TX_CTL is used for other peripheral and not connected to clock as you have mentioned.&lt;/P&gt;&lt;P&gt;any inputs would be a great help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Jan 2015 04:56:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242367#M20432</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-12T04:56:33Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242368#M20433</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="font-size: 13.63636302948px;"&gt;Also on RMII mode why do we need the ENET_REF_CLK Pad (V22) to be connected with External Clock source?&lt;/P&gt;&lt;P style="font-size: 13.63636302948px;"&gt;&lt;/P&gt;&lt;P style="font-size: 13.63636302948px;"&gt;Thanks,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Jan 2015 05:41:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242368#M20433</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-12T05:41:23Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242369#M20434</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1- You can use GPIO16 instead of MX6Q_PAD_RGMII_TX_CTL. I don't do like that because gpio16 is busy with something else in my board.&lt;/P&gt;&lt;P&gt;2- You can use an external oscillator or not. The external oscillator choice is more precise and safe. It seems to me imx had problems with that in the past.&lt;/P&gt;&lt;P&gt;3- I no longer use interrupt signal (not muxed now).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christophe&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 15:10:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242369#M20434</guid>
      <dc:creator>christophe</dc:creator>
      <dc:date>2015-01-16T15:10:14Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242370#M20435</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the response.&lt;/P&gt;&lt;P&gt;Our hardware is based on imx6Solo + RMII, the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 12.8000001907349px;"&gt;RGMII_TX_CTL is used for something else&lt;/SPAN&gt; and we have a Driver code for imx6Q + RGMII. &lt;/P&gt;&lt;P&gt;I have modified the &lt;SPAN style="font-size: 13.6000003814697px;"&gt;Driver code of imx6Q + RGMII to work for &lt;SPAN style="font-size: 13.6000003814697px;"&gt;imx6Solo + RMII. For some reason I see the transmit is not working at all.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 15:16:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242370#M20435</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-16T15:16:07Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242371#M20436</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Paveen&lt;/P&gt;&lt;P&gt;Are you able to put your PHY in loopback mode to see if&lt;/P&gt;&lt;P&gt;the issue is at FEC level or something to do with your PHY.&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sinan Akman&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 15:29:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242371#M20436</guid>
      <dc:creator>sinanakman</dc:creator>
      <dc:date>2015-01-16T15:29:07Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242372#M20437</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The MAC is able to communicate with the PHY chip on MDC and MDIO lines. Also the PHY link up / down interrupts are triggered without issues. &lt;/P&gt;&lt;P&gt;So I did not try the loopback on the PHY. I have to try the loopback on the MAC side.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;These are my settings for &lt;SPAN style="font-size: 13.6000003814697px;"&gt;GPIO16 (R2) &amp;lt;--- 50MHz EXT Clock --&amp;gt; TLK105L PHY:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;GPR[21] = 0 //Disable internal clock&lt;/P&gt;&lt;P&gt;CCM_CCGR1[10] = 0x3&amp;nbsp; //Enable ENET Clk&lt;/P&gt;&lt;P&gt;GPIO16 SION = 1 //Receive the clock from external osc&lt;/P&gt;&lt;P&gt;GPIO16 Mode = 2 //Use this as CLK_REF for RMII&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 15:39:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242372#M20437</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-16T15:39:24Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242373#M20438</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Paveen&lt;/P&gt;&lt;P&gt;So, with a scope do you see data on mdio, correct clock on mdc and the generated external&lt;/P&gt;&lt;P&gt;clock is clean ? I'd suggest to check if any of these is missing.&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sinan Akman&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 15:49:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242373#M20438</guid>
      <dc:creator>sinanakman</dc:creator>
      <dc:date>2015-01-16T15:49:17Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242374#M20439</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, I have validated those. I will cross check those again.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On the other note, the uboot code has transmit buffer size as 2 and Receive buffer as 64. Also the uboot code has tx buffer flush instructions before sending. I do not have all those in my driver code (which works okay for imx6Quad + RGMII) and my Tx buffer / Rx buffer are set to 64. Not sure whether the code difference we have in uboot are related to some imx6solo race condition issue. I am trying to get these extra uboot patch code on my driver to see if that resolves the problem.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the behavior of imx6Solo Ethernet differs from imx6Quad?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 16:15:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242374#M20439</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-16T16:15:49Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242375#M20440</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Praveen&lt;/P&gt;&lt;P&gt;No the behaviour should be same, except of course solo/dual lite&lt;/P&gt;&lt;P&gt;has different reg map than quad. &lt;/P&gt;&lt;P&gt;You seemed to be porting part of uboot. Can't you just&lt;/P&gt;&lt;P&gt;use the latest uboot from the mainline and have that run&lt;/P&gt;&lt;P&gt;on your board. BTW, where do you see uboot xmit buffer&lt;/P&gt;&lt;P&gt;size is set to 2. Can you provide, file name, line number.&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sinan Akman&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 16:35:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242375#M20440</guid>
      <dc:creator>sinanakman</dc:creator>
      <dc:date>2015-01-16T16:35:48Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242376#M20441</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are using the Nucleus Driver code and working on debug mode using probe.&lt;/P&gt;&lt;P&gt;I am going to work on customizing the uboot if this Nucleus Driver does not work.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 13.6000003814697px;"&gt;Regarding the size, &lt;/SPAN&gt;I am using Nitrogen6lite evb board uboot code as reference.&lt;/P&gt;&lt;P&gt;Refer to&lt;/P&gt;&lt;P&gt;File: fec_mux.h &lt;/P&gt;&lt;P&gt;Function: static int fec_alloc_descs(struct fec_priv *fec)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 16:44:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242376#M20441</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-16T16:44:11Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242377#M20442</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Praveen&lt;/P&gt;&lt;P&gt;I don't know what Nitrogen evb included uboot is but I took a&lt;/P&gt;&lt;P&gt;look at the mainline uboot code as it seems it is not the buffers&lt;/P&gt;&lt;P&gt;but the number of tx descriptors is set to 2 (It actually&lt;/P&gt;&lt;P&gt;uses one descriptor but having 2 desc apparently prevents&lt;/P&gt;&lt;P&gt;a race condition). And it looks like you do need to flash for&lt;/P&gt;&lt;P&gt;dma to work properly. So please add the flash code and&lt;/P&gt;&lt;P&gt;perhaps also use only 2 (effectively 1) tx descriptors.&lt;/P&gt;&lt;P&gt;I suggest refer to mainline uboot code rather than the&lt;/P&gt;&lt;P&gt;version you are using.&lt;/P&gt;&lt;P&gt;Hope this helps&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Sinan Akman&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 17:32:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242377#M20442</guid>
      <dc:creator>sinanakman</dc:creator>
      <dc:date>2015-01-16T17:32:54Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on IMX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242378#M20443</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Sinan,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, it is the number of TX desc, we have that as 64 in our code and we dont have the data flush.&lt;/P&gt;&lt;P&gt;I will cross check with mainline uboot also.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jan 2015 17:38:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-IMX6Q/m-p/242378#M20443</guid>
      <dc:creator>PraveenM</dc:creator>
      <dc:date>2015-01-16T17:38:06Z</dc:date>
    </item>
  </channel>
</rss>

