<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: NXP IMX8M Mini DDR4 Calibration</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/NXP-IMX8M-Mini-DDR4-Calibration/m-p/1628223#M203761</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/204406"&gt;@DanielDuJijun&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;The parameter "&lt;STRONG&gt;Number of Chip Selects used&lt;/STRONG&gt;" should be &lt;STRONG&gt;1&amp;nbsp;&lt;/STRONG&gt;instead of 2 since only one Chip Select of the processor is being used for both the discrete DRAMs.&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Ritesh M Patel&lt;/P&gt;</description>
    <pubDate>Wed, 05 Apr 2023 11:39:36 GMT</pubDate>
    <dc:creator>riteshmpatel</dc:creator>
    <dc:date>2023-04-05T11:39:36Z</dc:date>
    <item>
      <title>NXP IMX8M Mini DDR4 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NXP-IMX8M-Mini-DDR4-Calibration/m-p/1627272#M203656</link>
      <description>&lt;P&gt;Dear NXP IMX Support Team;&lt;/P&gt;&lt;P&gt;Would you please kindly help to support to check the DDR4 Register Configuration sheets of&amp;nbsp; MX8M_Mini_DDR4_RPA_v21.xlsx is correct ?&lt;/P&gt;&lt;P&gt;thanks.&lt;/P&gt;&lt;P&gt;File list :&amp;nbsp;&lt;/P&gt;&lt;P&gt;1.DDR4 Datasheets :&amp;nbsp;AllianceMemory_8Gb_DDR4_AS4C512M16D4_AS4C1G8D4_August2020_v1.0&lt;/P&gt;&lt;P&gt;2.SCH : CRP-CRA9-CoreA-V3.0&lt;/P&gt;&lt;P&gt;3.DDR4 RPA file : MX8M_Mini_DDR4_RPA_v21.xlsx&lt;/P&gt;&lt;P&gt;NXP IMX8M Mini Parts :&amp;nbsp;MIMX8MM6CVTKZAA&lt;/P&gt;&lt;P&gt;DDR4 Parts ：&amp;nbsp;AS4C512M16D4-75BIN&lt;/P&gt;</description>
      <pubDate>Tue, 04 Apr 2023 03:40:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NXP-IMX8M-Mini-DDR4-Calibration/m-p/1627272#M203656</guid>
      <dc:creator>DanielDuJijun</dc:creator>
      <dc:date>2023-04-04T03:40:12Z</dc:date>
    </item>
    <item>
      <title>Re: NXP IMX8M Mini DDR4 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/NXP-IMX8M-Mini-DDR4-Calibration/m-p/1628223#M203761</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/204406"&gt;@DanielDuJijun&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;The parameter "&lt;STRONG&gt;Number of Chip Selects used&lt;/STRONG&gt;" should be &lt;STRONG&gt;1&amp;nbsp;&lt;/STRONG&gt;instead of 2 since only one Chip Select of the processor is being used for both the discrete DRAMs.&lt;/P&gt;
&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Ritesh M Patel&lt;/P&gt;</description>
      <pubDate>Wed, 05 Apr 2023 11:39:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/NXP-IMX8M-Mini-DDR4-Calibration/m-p/1628223#M203761</guid>
      <dc:creator>riteshmpatel</dc:creator>
      <dc:date>2023-04-05T11:39:36Z</dc:date>
    </item>
  </channel>
</rss>

