<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Master I2C Bus Busy in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1621060#M203164</link>
    <description>&lt;P&gt;This is a problem.&lt;/P&gt;&lt;P&gt;The suggestion of calling master reset, then re-initialising the bus isn't helping. The driver is still returning bus busy after resetting when both IO line are clearly high.&lt;/P&gt;</description>
    <pubDate>Thu, 23 Mar 2023 16:10:46 GMT</pubDate>
    <dc:creator>p_shep</dc:creator>
    <dc:date>2023-03-23T16:10:46Z</dc:date>
    <item>
      <title>Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202554#M166798</link>
      <description>&lt;P&gt;Occasionally I see&amp;nbsp;LPI2C_MasterGetStatusFlags() report Bus Busy even though SDA and SCL are high. What would cause this? And, how do I recover from the situation? As I tried to re-init I2C but it still reports bus busy.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 21 Dec 2020 15:45:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202554#M166798</guid>
      <dc:creator>mspenard603</dc:creator>
      <dc:date>2020-12-21T15:45:43Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202653#M166807</link>
      <description>&lt;P&gt;Hi mspenard603&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;for recovering i2c one can look at hints provided on&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/I2C-reset/m-p/253182" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/I2C-reset/m-p/253182&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Mon, 21 Dec 2020 23:25:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202653#M166807</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2020-12-21T23:25:04Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202664#M166809</link>
      <description>&lt;P&gt;Yes, I've been reading through that. I tried bit-banging clock cycles via GPIO as suggested someplace. Then doing an I2C_MasterInit() and a ClearFlags() but this doesn't clear the Master Bus Busy MBF bit. How do I clear that bit?!&lt;/P&gt;</description>
      <pubDate>Tue, 22 Dec 2020 00:48:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1202664#M166809</guid>
      <dc:creator>mspenard603</dc:creator>
      <dc:date>2020-12-22T00:48:50Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1203100#M166852</link>
      <description>&lt;P&gt;Got it. You use I2C_MasterReset() which sets the software reboot bit in MCR. Which then clears Bus Busy bit in MSR.&lt;/P&gt;&lt;P&gt;And you have to call I2C_MasterReset() &lt;STRONG&gt;before&lt;/STRONG&gt; doing a I2C_Init()&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 22 Dec 2020 14:08:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1203100#M166852</guid>
      <dc:creator>mspenard603</dc:creator>
      <dc:date>2020-12-22T14:08:48Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1292129#M175503</link>
      <description>&lt;P&gt;I understand the suggested approach is a workaround to the issue.&lt;/P&gt;&lt;P&gt;Does anyone know why occasionally&amp;nbsp;&lt;SPAN&gt;LPI2C_MasterGetStatusFlags() reports Bus Busy even though SDA and SCL are high?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I also see this often enough on our dev. product which is built on using NXP iMXRT 1052.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Should this be considered as a NXP driver bug?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 14 Jun 2021 21:28:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1292129#M175503</guid>
      <dc:creator>jamesk</dc:creator>
      <dc:date>2021-06-14T21:28:07Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1540074#M196552</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have same problem.&lt;/P&gt;&lt;P&gt;But inside LPI2C_MasterInit(),&amp;nbsp; LPI2C_MasterReset(base) is called first. Not sure why should user call it again. The problem for me is that after calling LPI2C_MasterInit, the bus flag set to busy. Can I call reset afterwards?&lt;/P&gt;&lt;P&gt;Regards!&lt;/P&gt;&lt;P&gt;Ping&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 19 Oct 2022 11:40:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1540074#M196552</guid>
      <dc:creator>ping1</dc:creator>
      <dc:date>2022-10-19T11:40:43Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1618377#M202964</link>
      <description>&lt;P&gt;Finding this as well.&lt;/P&gt;&lt;P&gt;Transfer 'fails' returning bus busy, however the lines are high in between transactions as seen by a scope, and actually the transaction on the line completes properly - well, as far as the code allows since the driver is saying the transaction failed.&lt;/P&gt;&lt;P&gt;It also seems that once it's in this state, is can't recover on it's own. In that it's not just the occasional transaction, once it happens, it returns bus busy for ever.&lt;/P&gt;</description>
      <pubDate>Mon, 20 Mar 2023 10:47:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1618377#M202964</guid>
      <dc:creator>p_shep</dc:creator>
      <dc:date>2023-03-20T10:47:46Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1621060#M203164</link>
      <description>&lt;P&gt;This is a problem.&lt;/P&gt;&lt;P&gt;The suggestion of calling master reset, then re-initialising the bus isn't helping. The driver is still returning bus busy after resetting when both IO line are clearly high.&lt;/P&gt;</description>
      <pubDate>Thu, 23 Mar 2023 16:10:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1621060#M203164</guid>
      <dc:creator>p_shep</dc:creator>
      <dc:date>2023-03-23T16:10:46Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1621084#M203165</link>
      <description>And if I step through the code with a debugger, the busy flag magically disappears and it starts working again</description>
      <pubDate>Thu, 23 Mar 2023 16:57:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1621084#M203165</guid>
      <dc:creator>p_shep</dc:creator>
      <dc:date>2023-03-23T16:57:26Z</dc:date>
    </item>
    <item>
      <title>Re: Master I2C Bus Busy</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1622740#M203302</link>
      <description>&lt;P&gt;I've been seeing issues myself of late. Since upgrading from SDK 2.5.1 to 2.12.1. RX and TX timeouts with the bus reporting busy. And I'm not seeing such on my scope.&lt;/P&gt;</description>
      <pubDate>Mon, 27 Mar 2023 16:36:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Master-I2C-Bus-Busy/m-p/1622740#M203302</guid>
      <dc:creator>mspenard603</dc:creator>
      <dc:date>2023-03-27T16:36:56Z</dc:date>
    </item>
  </channel>
</rss>

