<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: IMX8MM DDR Stress Tool test stuck</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1610515#M202395</link>
    <description>&lt;P&gt;Your configuration is right, how about your status in your side?&lt;/P&gt;</description>
    <pubDate>Tue, 07 Mar 2023 04:09:46 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2023-03-07T04:09:46Z</dc:date>
    <item>
      <title>IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1594011#M201097</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hello.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I have a custom imx8mm board with a 512MB DDR4 (K4A4G165WE-BCTD).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I want to do the DDR stress test (following the User guide). For that, I configured the DDR4 parameters in the&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;MX8M_Mini_DDR4_RPA_v20.xls&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="crcn_0-1675690209099.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/209741i7D62FDFC4F49B1A0/image-size/medium?v=v2&amp;amp;px=400" role="button" title="crcn_0-1675690209099.png" alt="crcn_0-1675690209099.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;crcn_0-1675690209099.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I did the calibration with these parameters in the Mscale DDR Tool:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="crcn_1-1675690559218.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/209742i51751CB2AF144BCC/image-size/medium?v=v2&amp;amp;px=400" role="button" title="crcn_1-1675690559218.png" alt="crcn_1-1675690559218.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;crcn_1-1675690559218.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;But whhen I tried to do the Stress Test, it stuck's here:&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_train1d_string_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_train2d_string_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_imem_1d_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_dmem_1d_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_imem_2d_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading file 'bin\ddr4_dmem_2d_v201709.bin' ..Done&lt;/P&gt;&lt;P&gt;Downloading IVT header...Done&lt;BR /&gt;Downloading file 'bin\m845s_ddr_stress_test.bin' ...Done&lt;/P&gt;&lt;P&gt;Download is complete&lt;BR /&gt;Waiting for the target board boot...&lt;/P&gt;&lt;P&gt;===================hardware_init=====================&lt;BR /&gt;hardware_init exit&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;BR /&gt;MX8 DDR Stress Test V3.30&lt;BR /&gt;Built on Nov 24 2021 13:30:14&lt;BR /&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;Waiting for board configuration from PC-end...&lt;/P&gt;&lt;P&gt;--Set up the MMU and enable I and D cache--&lt;BR /&gt;- This is the Cortex-A53 core&lt;BR /&gt;- Check if I cache is enabled&lt;BR /&gt;- Enabling I cache since it was disabled&lt;BR /&gt;- Push base address of TTB to TTBR0_EL3&lt;BR /&gt;- Config TCR_EL3&lt;BR /&gt;- Config MAIR_EL3&lt;BR /&gt;- Enable MMU&lt;BR /&gt;- Data Cache has been enabled&lt;BR /&gt;- Check system memory register, only for debug&lt;/P&gt;&lt;P&gt;- VMCR Check:&lt;BR /&gt;- ttbr0_el3: 0x93d000&lt;BR /&gt;- tcr_el3: 0x2051c&lt;BR /&gt;- mair_el3: 0x774400&lt;BR /&gt;- sctlr_el3: 0xc01815&lt;BR /&gt;- id_aa64mmfr0_el1: 0x1122&lt;/P&gt;&lt;P&gt;- MMU and cache setup complete&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;BR /&gt;ARM clock(CA53) rate: 1200MHz&lt;BR /&gt;DDR Clock: 1200MHz&lt;/P&gt;&lt;P&gt;============================================&lt;BR /&gt;DDR configuration&lt;BR /&gt;DDR type is DDR4&lt;BR /&gt;Data width: 16, bank num: 8&lt;BR /&gt;For DDR4, bank num is the total of 2 bank groups and 4 banks per group&lt;BR /&gt;Row size: 15, col size: 10&lt;BR /&gt;One chip select is used&lt;BR /&gt;Number of DDR controllers used on the SoC: 1&lt;BR /&gt;Density per chip select: 512MB&lt;BR /&gt;Density per controller is: 512MB&lt;BR /&gt;Total density detected on the board is: 512MB&lt;BR /&gt;============================================&lt;/P&gt;&lt;P&gt;MX8M-mini: Cortex-A53 is found&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;============ Step 1: DDRPHY Training... ============&lt;BR /&gt;---DDR 1D-Training @1200Mhz...&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of read enable training&lt;BR /&gt;[Process] End of fine write leveling&lt;BR /&gt;[Process] End of read DQ deskew training&lt;BR /&gt;[Process] End of MPR read delay center optimization&lt;BR /&gt;[Process] End of Write Leveling coarse delay&lt;BR /&gt;[Process] End of write delay center optimization&lt;BR /&gt;[Process] End of read delay center optimization&lt;BR /&gt;[Process] End of max read latency training&lt;BR /&gt;[Result] PASS&lt;BR /&gt;---DDR 1D-Training @533Mhz...&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of read enable training&lt;BR /&gt;[Process] End of fine write leveling&lt;BR /&gt;[Process] End of MPR read delay center optimization&lt;BR /&gt;[Process] End of Write Leveling coarse delay&lt;BR /&gt;[Process] End of write delay center optimization&lt;BR /&gt;[Process] End of read delay center optimization&lt;BR /&gt;[Process] End of max read latency training&lt;BR /&gt;[Result] PASS&lt;BR /&gt;---DDR 2D-Training @1200Mhz...&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of 2D read delay/voltage center optimization&lt;BR /&gt;[Process] End of 2D write delay/voltage center optimization&lt;BR /&gt;[Result] PASS&lt;/P&gt;&lt;P&gt;============ Step 2: DDR memory accessing... ============&lt;BR /&gt;Verifying DDR frequency point0@1200MHz.......Pass&lt;BR /&gt;Verifying DDR frequency point1@533MHz.......Pass&lt;BR /&gt;[Result] OK&lt;/P&gt;&lt;P&gt;============ Step 3: DDR parameters processing... ============&lt;BR /&gt;[Result] Done&lt;/P&gt;&lt;P&gt;Success: DDR Calibration completed!!!&lt;BR /&gt;DDR Stress Test Iteration 1&lt;BR /&gt;--------------------------------&lt;BR /&gt;--Running DDR test on region 1--&lt;BR /&gt;--------------------------------&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;&lt;STRONG&gt;t0.1: data is addr test&lt;/STRONG&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you help me? What I'm doing wrong?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 06 Feb 2023 14:40:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1594011#M201097</guid>
      <dc:creator>crcn</dc:creator>
      <dc:date>2023-02-06T14:40:54Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1596277#M201298</link>
      <description>&lt;P&gt;I will help check.&lt;/P&gt;</description>
      <pubDate>Thu, 09 Feb 2023 06:50:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1596277#M201298</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-02-09T06:50:27Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1599418#M201526</link>
      <description>&lt;P&gt;Could you share us the DDR datasheet to us?&lt;/P&gt;</description>
      <pubDate>Wed, 15 Feb 2023 08:27:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1599418#M201526</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-02-15T08:27:58Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1599470#M201535</link>
      <description>&lt;P&gt;Of course.&lt;/P&gt;&lt;P&gt;&lt;A href="https://download.semiconductor.samsung.com/resources/data-sheet/DS_K4A4G165WE_BC_I_Rev1_4-1.pdf" target="_blank"&gt;https://download.semiconductor.samsung.com/resources/data-sheet/DS_K4A4G165WE_BC_I_Rev1_4-1.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;All the documentation are is here:&lt;/P&gt;&lt;P&gt;&lt;A href="https://semiconductor.samsung.com/us/dram/ddr/ddr4/k4a4g165we-bctd/" target="_blank"&gt;https://semiconductor.samsung.com/us/dram/ddr/ddr4/k4a4g165we-bctd/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Wed, 15 Feb 2023 09:07:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1599470#M201535</guid>
      <dc:creator>crcn</dc:creator>
      <dc:date>2023-02-15T09:07:22Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1610515#M202395</link>
      <description>&lt;P&gt;Your configuration is right, how about your status in your side?&lt;/P&gt;</description>
      <pubDate>Tue, 07 Mar 2023 04:09:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1610515#M202395</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2023-03-07T04:09:46Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM DDR Stress Tool test stuck</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1908675#M226179</link>
      <description>&lt;P&gt;Did someone find a solution to this behaviour? I got the same problem, but with LPDDR4 and with the imx8-config tool?&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/57740"&gt;@Rita_Wang&lt;/a&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 15 Jul 2024 10:18:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-DDR-Stress-Tool-test-stuck/m-p/1908675#M226179</guid>
      <dc:creator>NikJur</dc:creator>
      <dc:date>2024-07-15T10:18:58Z</dc:date>
    </item>
  </channel>
</rss>

