<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX8QXP: Support multiple RAM sizes with same scfw/u-boot</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QXP-Support-multiple-RAM-sizes-with-same-scfw-u-boot/m-p/1606998#M202141</link>
    <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;No this is not possible, please note that ROM code will read and execute the SCFW, this will include the DDR initialization. Also, we do not have such approach.&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
    <pubDate>Tue, 28 Feb 2023 17:08:46 GMT</pubDate>
    <dc:creator>AldoG</dc:creator>
    <dc:date>2023-02-28T17:08:46Z</dc:date>
    <item>
      <title>iMX8QXP: Support multiple RAM sizes with same scfw/u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QXP-Support-multiple-RAM-sizes-with-same-scfw-u-boot/m-p/1603810#M201879</link>
      <description>&lt;P&gt;Is it possible to populate an iMX8QXP based board with different RAM sizes (8Gb, 16Gb, 24Gb, 32Gb) and handle this with the same scfw/u-boot/kernel image? Different RAM sizes would be configured in user fuses. scfw should then dynamically adjust the RAM size according to the fuse settings. Is there an example for such an approach?&lt;/P&gt;</description>
      <pubDate>Wed, 22 Feb 2023 15:49:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QXP-Support-multiple-RAM-sizes-with-same-scfw-u-boot/m-p/1603810#M201879</guid>
      <dc:creator>mod42</dc:creator>
      <dc:date>2023-02-22T15:49:59Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8QXP: Support multiple RAM sizes with same scfw/u-boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8QXP-Support-multiple-RAM-sizes-with-same-scfw-u-boot/m-p/1606998#M202141</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;No this is not possible, please note that ROM code will read and execute the SCFW, this will include the DDR initialization. Also, we do not have such approach.&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
      <pubDate>Tue, 28 Feb 2023 17:08:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8QXP-Support-multiple-RAM-sizes-with-same-scfw-u-boot/m-p/1606998#M202141</guid>
      <dc:creator>AldoG</dc:creator>
      <dc:date>2023-02-28T17:08:46Z</dc:date>
    </item>
  </channel>
</rss>

