<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8MM with 2 cameras (one MIPI CSI interface) in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591196#M200891</link>
    <description>&lt;P&gt;"For now the I2C is going to be not connected through the MUX"&lt;/P&gt;
&lt;P&gt;&amp;gt; how did you connect dual camera to the imx8mm now? imx8mp mipi csi couldn't support dual camera in the same time&lt;/P&gt;</description>
    <pubDate>Wed, 01 Feb 2023 09:55:11 GMT</pubDate>
    <dc:creator>joanxie</dc:creator>
    <dc:date>2023-02-01T09:55:11Z</dc:date>
    <item>
      <title>IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1590629#M200854</link>
      <description>&lt;P&gt;Hi all. The project uses 2 cameras on the one MIPI-CSI peripheral. This CPU (IMX8MM) has only one interface but there is idea to connect two cameras through the MUX. The concept is below.&lt;BR /&gt;For now the I2C is going to be not connected through the MUX (the previous version idea below on the diagram)&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Camera BlockDiagram simple.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/208978i41B187E3B2FCF26B/image-size/large?v=v2&amp;amp;px=999" role="button" title="Camera BlockDiagram simple.png" alt="Camera BlockDiagram simple.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;The first question is how to prepare DeviceTree? The doubled nodes CSI_BRIDGE &amp;amp; MIPI_CSI concept is not working (like below).&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="btarnowski_0-1675174935810.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/208980i8F62C7462DD51EF1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="btarnowski_0-1675174935810.png" alt="btarnowski_0-1675174935810.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;It gives the message at startup time&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;[    1.679447] mx6s-csi 32e20000.csi_bridge_1: initialising
[    1.685330] mx6s-csi 32e20000.csi_bridge_2: initialising
[    1.690680] mx6s-csi 32e20000.csi_bridge_2: can't request region for resource                                                                       [mem 0x32e20000-0x32e20fff]
[    1.700263] mx6s-csi 32e20000.csi_bridge_2: Failed platform resources map&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;So the question is: How to get the one CSI_BRIDE and MIPI_CSI with two cameras as a ports &amp;amp; endpoints?&lt;/P&gt;</description>
      <pubDate>Tue, 31 Jan 2023 14:28:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1590629#M200854</guid>
      <dc:creator>btarnowski</dc:creator>
      <dc:date>2023-01-31T14:28:15Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591196#M200891</link>
      <description>&lt;P&gt;"For now the I2C is going to be not connected through the MUX"&lt;/P&gt;
&lt;P&gt;&amp;gt; how did you connect dual camera to the imx8mm now? imx8mp mipi csi couldn't support dual camera in the same time&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 09:55:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591196#M200891</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2023-02-01T09:55:11Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591213#M200895</link>
      <description>&lt;P&gt;Yes, IMX8MM has only 1 camera interface. The idea is to have 2 modules (the same drivers) probed for different I2C camera address with different state of MUX. Hardware uses this one Video Switch&lt;BR /&gt;&lt;A href="https://www.mouser.pl/ProductDetail/Diodes-Incorporated/PI3WVR626XEBEX?qs=GedFDFLaBXEHauao1u%252BPaQ%3D%3D" target="_blank"&gt;https://www.mouser.pl/ProductDetail/Diodes-Incorporated/PI3WVR626XEBEX?qs=GedFDFLaBXEHauao1u%252BPaQ%3D%3D&lt;/A&gt;&lt;BR /&gt;It works staticly. I can change the DeviceTree (I2C camera sensor address) and my driver can set the proper state of MUX line.&lt;BR /&gt;Rest of work depends on Linux DeviceTree and driver implementation.&lt;BR /&gt;So now Im working to find correct DeviceTree to implement 2 nodes of cameras for one CSI Bridge &amp;amp; MIPI PHY&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 10:23:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591213#M200895</guid>
      <dc:creator>btarnowski</dc:creator>
      <dc:date>2023-02-01T10:23:01Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591304#M200901</link>
      <description>&lt;P&gt;could you share your whole dts file and logfile with me?&lt;/P&gt;</description>
      <pubDate>Wed, 01 Feb 2023 12:37:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1591304#M200901</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2023-02-01T12:37:28Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1593157#M201020</link>
      <description>&lt;P&gt;For now I tested this one approach&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;    os02g10_1: os02g10@3c {
        compatible = "ovti,os02g10";
        reg = &amp;lt;0x3c&amp;gt;;
        status = "okay";
        pinctrl-names = "rockchip,camera_default", "rockchip,camera_sleep";
        pinctrl-0 = &amp;lt;&amp;amp;pinctrl_mipi_csi&amp;gt;;
        pinctrl-1 = &amp;lt;&amp;amp;pinctrl_mipi_csi&amp;gt;;
        pwdn-gpios = &amp;lt;&amp;amp;gpio2 16 GPIO_ACTIVE_HIGH&amp;gt;;
        reset-gpios = &amp;lt;&amp;amp;gpio2 13 GPIO_ACTIVE_HIGH&amp;gt;;
        muxoe-gpios = &amp;lt;&amp;amp;gpio2 14 GPIO_ACTIVE_LOW&amp;gt;;
        muxsel-gpios = &amp;lt;&amp;amp;gpio2 15 GPIO_ACTIVE_LOW&amp;gt;;
        mclk = &amp;lt;24000000&amp;gt;;
        mclk_source = &amp;lt;0&amp;gt;;
        rockchip,camera-module-index = &amp;lt;1&amp;gt;;
        rockchip,camera-module-facing = "back";
        rockchip,camera-module-name = "OS02G10 camera";
        rockchip,camera-module-lens-name = "1//2.9 inch 15*";
        rockchip,camera-hdr-mode = &amp;lt;0&amp;gt;;
        mipi_csi;

        port {
            os02g10_1_ep: endpoint {
                remote-endpoint = &amp;lt;&amp;amp;mipi_sensor_1_ep&amp;gt;;
            };
        };
    };

    os02g10_2: os02g10@3d {
        compatible = "ovti,os02g10";
        reg = &amp;lt;0x3d&amp;gt;;
        status = "okay";
        pinctrl-names = "rockchip,camera_default", "rockchip,camera_sleep";
        pinctrl-0 = &amp;lt;&amp;amp;pinctrl_mipi_csi&amp;gt;;
        pinctrl-1 = &amp;lt;&amp;amp;pinctrl_mipi_csi&amp;gt;;
        pwdn-gpios = &amp;lt;&amp;amp;gpio2 16 GPIO_ACTIVE_HIGH&amp;gt;;
        reset-gpios = &amp;lt;&amp;amp;gpio2 13 GPIO_ACTIVE_HIGH&amp;gt;;
        muxoe-gpios = &amp;lt;&amp;amp;gpio2 14 GPIO_ACTIVE_LOW&amp;gt;;
        muxsel-gpios = &amp;lt;&amp;amp;gpio2 15 GPIO_ACTIVE_LOW&amp;gt;;
        mclk = &amp;lt;24000000&amp;gt;;
        mclk_source = &amp;lt;0&amp;gt;;
        rockchip,camera-module-index = &amp;lt;1&amp;gt;;
        rockchip,camera-module-facing = "back";
        rockchip,camera-module-name = "OS02G10 camera";
        rockchip,camera-module-lens-name = "1//2.9 inch 15*";
        rockchip,camera-hdr-mode = &amp;lt;0&amp;gt;;
        mipi_csi;

        port {
            os02g10_2_ep: endpoint {
                remote-endpoint = &amp;lt;&amp;amp;mipi_sensor_1_ep&amp;gt;;
            };
        };
    };
};

&amp;amp;csi_bridge_1 {
    fsl,mipi-mode;
    fsl,two-8bit-sensor-mode;
    status = "okay";
    port {
        csi1_ep: endpoint {
            remote-endpoint = &amp;lt;&amp;amp;csi_mipi_1_ep&amp;gt;;
        };
    };
};

&amp;amp;mipi_csi_1 {
    status = "okay";
    port {
        #address-cells = &amp;lt;1&amp;gt;;
        #size-cells = &amp;lt;0&amp;gt;;

        mipi_sensor_1_ep: endpoint@1 {
            remote-endpoint-0 = &amp;lt;&amp;amp;os02g10_1_ep&amp;gt;;
            remote-endpoint-1 = &amp;lt;&amp;amp;os02g10_2_ep&amp;gt;;
            data-lanes = &amp;lt;2&amp;gt;;
            csis-hs-settle = &amp;lt;17&amp;gt;;
            csis-clk-settle = &amp;lt;0&amp;gt;;
            csis-wclk;
        };

        csi_mipi_1_ep: endpoint@2 {
            remote-endpoint = &amp;lt;&amp;amp;csi1_ep&amp;gt;;
        };
    };
};&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;but&amp;nbsp; this piece of DTS makes strange behavior&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;            remote-endpoint-0 = &amp;lt;&amp;amp;os02g10_1_ep&amp;gt;;
            remote-endpoint-1 = &amp;lt;&amp;amp;os02g10_2_ep&amp;gt;;&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; and all time until infinity Im getting the message in the log&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;[   38.173643] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.181913] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.189796] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.198013] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.215852] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.224129] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.232498] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.240721] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.260166] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.268482] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.275973] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.284198] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.301811] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.310086] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.317811] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.326048] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.343833] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.352089] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.360449] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.368715] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.387646] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz
[   38.395942] cpu cpu0: _set_opp_voltage: voltages (mV): 850000 850000 850000
[   38.404800] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1200000000 Hz --&amp;gt; 1600000000 Hz
[   38.413046] cpu cpu0: _set_opp_voltage: voltages (mV): 950000 950000 950000
[   38.431393] cpu cpu0: dev_pm_opp_set_rate: switching OPP: 1600000000 Hz --&amp;gt; 1200000000 Hz&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Still working on solution to get 2 video devices for both cameras with one MIPI-CSI peripheral&lt;/P&gt;</description>
      <pubDate>Fri, 03 Feb 2023 13:14:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1593157#M201020</guid>
      <dc:creator>btarnowski</dc:creator>
      <dc:date>2023-02-03T13:14:46Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1594394#M201118</link>
      <description>&lt;P&gt;my understanding is that you want to connect two camera with the different I2C, then use the mux to switch two camera, but you don't use these two camera in the same time, just use this mux to switch these two camera, you can choose which camera you want to use currently, am I right? and pls share the whole dts file and logfile with me, don't just copy part of them, let me double check it&lt;/P&gt;</description>
      <pubDate>Tue, 07 Feb 2023 05:58:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1594394#M201118</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2023-02-07T05:58:20Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MM with 2 cameras (one MIPI CSI interface)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1960691#M228821</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/202449"&gt;@btarnowski&lt;/a&gt; ,&lt;/P&gt;&lt;P&gt;I want to implement same thing. Can you share your working dts here?&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;BR /&gt;Ajita&lt;/P&gt;</description>
      <pubDate>Tue, 24 Sep 2024 09:59:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MM-with-2-cameras-one-MIPI-CSI-interface/m-p/1960691#M228821</guid>
      <dc:creator>ajita02</dc:creator>
      <dc:date>2024-09-24T09:59:21Z</dc:date>
    </item>
  </channel>
</rss>

