<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX8MPLUS - MIPI CSI-2</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582274#M200066</link>
    <description>Hi,&lt;BR /&gt;&lt;BR /&gt;As I saw in the EVK, there is no external resistors for termination, but this design files do not include the internal SoM schematic (IMX, PMIC, DDR etc). So it hard to understand, according to the EVK, if external termination is required.&lt;BR /&gt;&lt;BR /&gt;Same about the DSI.&lt;BR /&gt;&lt;BR /&gt;Can you refer me to the relevant document ?&lt;BR /&gt;&lt;BR /&gt;Thank you !</description>
    <pubDate>Fri, 13 Jan 2023 08:02:53 GMT</pubDate>
    <dc:creator>YoavBenita</dc:creator>
    <dc:date>2023-01-13T08:02:53Z</dc:date>
    <item>
      <title>IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1581051#M199944</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am designing board with IMX8M PLUS and want to connect 2 camera sensors (AAA0556NXX).&lt;/P&gt;&lt;P&gt;This sensor is using MIPI CSI-2 for the data.&lt;/P&gt;&lt;P&gt;As I understand, the it can be connected directly, without external terminations. Am I right ?&lt;/P&gt;&lt;P&gt;Both camera data will be compress by the IMX, and transmit the data to other processor (Polarfire - FPGA).&lt;/P&gt;&lt;P&gt;I want to use the DSI channel for the data transfer, is it possible ? should I consider any important roles ?&lt;/P&gt;&lt;P&gt;Thanks !&lt;/P&gt;</description>
      <pubDate>Wed, 11 Jan 2023 17:57:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1581051#M199944</guid>
      <dc:creator>YoavBenita</dc:creator>
      <dc:date>2023-01-11T17:57:48Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1581106#M199949</link>
      <description>&lt;P&gt;Dear Yoav Benita,&lt;BR /&gt;&lt;BR /&gt;For a detailed information about MIPI-CSI connection please check i.MX 8M Plus EVK Base Board Design Files, on page 12 of SPF-46370_B1.pdf ''Camera CSI Interface'' there are all the recommended schematics for MIPI-CSI connections.&lt;BR /&gt;&lt;BR /&gt;Also, it could be possible to transmit your images from the cameras to your FPGA using MIPI-DSI the only that you need to consider is that your FPGA is able to receive that information and process it.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Wed, 11 Jan 2023 20:08:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1581106#M199949</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2023-01-11T20:08:43Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582274#M200066</link>
      <description>Hi,&lt;BR /&gt;&lt;BR /&gt;As I saw in the EVK, there is no external resistors for termination, but this design files do not include the internal SoM schematic (IMX, PMIC, DDR etc). So it hard to understand, according to the EVK, if external termination is required.&lt;BR /&gt;&lt;BR /&gt;Same about the DSI.&lt;BR /&gt;&lt;BR /&gt;Can you refer me to the relevant document ?&lt;BR /&gt;&lt;BR /&gt;Thank you !</description>
      <pubDate>Fri, 13 Jan 2023 08:02:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582274#M200066</guid>
      <dc:creator>YoavBenita</dc:creator>
      <dc:date>2023-01-13T08:02:53Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582628#M200105</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Dear Yoav Benita,&lt;/SPAN&gt;&lt;BR clear="none" /&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;Sure, here is attached the schematic for the SOM board.&lt;/SPAN&gt;&lt;BR clear="none" /&gt;&lt;BR clear="none" /&gt;&lt;SPAN&gt;MIPI-CSI and MIPI-DSI connections are on page 7.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best regards.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 13 Jan 2023 19:59:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582628#M200105</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2023-01-13T19:59:09Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582761#M200123</link>
      <description>&lt;P&gt;Thank you Jurge.&lt;/P&gt;&lt;P&gt;One more question please, about power estimator.&lt;/P&gt;&lt;P&gt;Is there power estimator tool that can help me estimate how much power the IMX consume when I'm using both CSI-2 inputs (with the internal ISP and compress block 265/264) and general IO's ?&lt;/P&gt;</description>
      <pubDate>Sun, 15 Jan 2023 07:11:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1582761#M200123</guid>
      <dc:creator>YoavBenita</dc:creator>
      <dc:date>2023-01-15T07:11:29Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1583422#M200193</link>
      <description>&lt;P&gt;Dear Yoav Benita,&lt;/P&gt;
&lt;P&gt;We do not have a document with that measure in specific but, we have the i.MX 8M Plus Evaluation Kit enabling Power Measurement that has Board Remote Control Utilities(BCU), this allows you to measure different power rails.&lt;/P&gt;
&lt;P&gt;As a reference the MIPI's power rails has a max current consumption of:&lt;/P&gt;
&lt;P&gt;VDD_MIPI_0V8: 100 mA&lt;BR /&gt;VDD_MIPI_1V8: 50 mA&lt;/P&gt;
&lt;P&gt;You can check it on i.MX 8M Plus Power Measurement Board User's Guide, I will attach the file on this answer.&lt;/P&gt;
&lt;P&gt;Best regards.&lt;/P&gt;</description>
      <pubDate>Mon, 16 Jan 2023 19:27:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1583422#M200193</guid>
      <dc:creator>JorgeCas</dc:creator>
      <dc:date>2023-01-16T19:27:46Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MPLUS - MIPI CSI-2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1585504#M200403</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;</description>
      <pubDate>Thu, 19 Jan 2023 14:02:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MPLUS-MIPI-CSI-2/m-p/1585504#M200403</guid>
      <dc:creator>YoavBenita</dc:creator>
      <dc:date>2023-01-19T14:02:30Z</dc:date>
    </item>
  </channel>
</rss>

