<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Using Flash memory for booting the MIMXRT1024CAG4B</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Using-Flash-memory-for-booting-the-MIMXRT1024CAG4B/m-p/1576148#M199385</link>
    <description>&lt;P&gt;Hello&lt;BR /&gt;Hope you are well, I will gladly answer your questions:&lt;/P&gt;
&lt;P&gt;1) You're correct.&lt;/P&gt;
&lt;P&gt;2)Yes, setting this field to 0s will configure the chip to boot from the on-chip Flash.&lt;/P&gt;
&lt;P&gt;3) You might also refer to this application note which contains answers to questions 1 and 4: &lt;A href="https://www.nxp.com/docs/en/application-note/AN12878.pdf" target="_blank"&gt;Migration Guide from i.MX RT1020 to i.MX RT1024 (nxp.com)&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;4) Unfortunately, this is not possible. You are able to use FlexSPI flash to store data but you cannot use the other flexspi instance to boot. You are able to boot from FlexSPI only on-chip flash.&lt;/P&gt;
&lt;P&gt;5) It is important to have the proper boot_cfg to use the internal flash, you might want to refer to the EVK schematic:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Omar_Anguiano_0-1672680970624.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/205859i3A0E1346703B1AF8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Omar_Anguiano_0-1672680970624.png" alt="Omar_Anguiano_0-1672680970624.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Note that pull-up resistors are not populated the pin state is 0 on those.&lt;/P&gt;
&lt;P&gt;You can use MCUBootUtility or Secure Provisioning Tool so you can load an image to your device with the proper image configuration.&lt;BR /&gt;&lt;A href="https://github.com/JayHeng/NXP-MCUBootUtility" target="_blank"&gt;GitHub - JayHeng/NXP-MCUBootUtility: A one-stop boot utility tool based on Python2.7+wxPython4.0, it can help you get started with NXP MCU (i.MXRT,LPC,Kinetis...) secure boot easily | 恩智浦MCU安全启动一站式工具（研发模式），既可独立使用也可配合MfgTool或RT-Flash，助你轻松入门安全加密启动&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Omar&lt;/P&gt;</description>
    <pubDate>Mon, 02 Jan 2023 17:36:43 GMT</pubDate>
    <dc:creator>Omar_Anguiano</dc:creator>
    <dc:date>2023-01-02T17:36:43Z</dc:date>
    <item>
      <title>Using Flash memory for booting the MIMXRT1024CAG4B</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-Flash-memory-for-booting-the-MIMXRT1024CAG4B/m-p/1574418#M199206</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;1 )&amp;nbsp; We are planning to use on-chip SIP 4M Flash Memory for booting the &lt;STRONG&gt;&lt;U&gt;MIMXRT1024CAG4B.&lt;/U&gt;&lt;/STRONG&gt; Based on the reference manual &lt;STRONG&gt;IMXRT1024RM&lt;/STRONG&gt; chapter9, we are assuming that &amp;nbsp;FlexSPI Instance 1 refers to on-chip SIP 4M Flash Memory .please refer attached image for details and conform on our understanding.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="sowmiya_a_0-1672028784122.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/205418iA58465EC8B427E05/image-size/medium?v=v2&amp;amp;px=400" role="button" title="sowmiya_a_0-1672028784122.png" alt="sowmiya_a_0-1672028784122.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2) With Reference to reference manual &lt;STRONG&gt;IMXRT1024RM&lt;/STRONG&gt; chapter9 &amp;amp; 22, the Boot setting BOOT_CFG1[7:4]=[0000]b refers to &amp;nbsp;Serial NOR boot via FlexSPI. We assume this is nothing but the on-chip SIP 4M Flash Memory. Please Conform our understanding.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="sowmiya_a_1-1672028784164.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/205419i7AB9E4C0B9B20A14/image-size/medium?v=v2&amp;amp;px=400" role="button" title="sowmiya_a_1-1672028784164.png" alt="sowmiya_a_1-1672028784164.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="sowmiya_a_2-1672028784192.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/205420i7DD09D428A8F4942/image-size/medium?v=v2&amp;amp;px=400" role="button" title="sowmiya_a_2-1672028784192.png" alt="sowmiya_a_2-1672028784192.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;3) Our assumption of above points are with reference to the NXP forum links reply’s &amp;nbsp;listed below.&lt;/P&gt;&lt;P&gt;&amp;nbsp; “ &lt;A href="https://apc01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fi-MX-RT%2FIs-there-iMX-RT1024-feature-to-be-used-in-place-of-EEPROM%2Fm-p%2F1222224&amp;amp;data=05%7C01%7Csowmiya.a%40hcl.com%7C0cf24ac23ce4447d7c7a08dae4420e47%7C189de737c93a4f5a8b686f4ca9941912%7C0%7C0%7C638073269601379574%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;amp;sdata=p8gcI41bGIWf%2FmqzYFuxC%2FiI9Hgj8BnS4VTXfXL4oAQ%3D&amp;amp;reserved=0" target="_blank"&gt;https://community.nxp.com/t5/i-MX-RT/Is-there-iMX-RT1024-feature-to-be-used-in-place-of-EEPROM/m-p/1222224&lt;/A&gt;”&lt;/P&gt;&lt;P&gt;&amp;nbsp; “ &lt;A href="https://apc01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fi-MX-RT-Knowledge-Base%2FHow-to-use-the-RT1064-on-chip-flash-as-NVM%2Fta-p%2F1123381&amp;amp;data=05%7C01%7Csowmiya.a%40hcl.com%7C0cf24ac23ce4447d7c7a08dae4420e47%7C189de737c93a4f5a8b686f4ca9941912%7C0%7C0%7C638073269601379574%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;amp;sdata=OVzOfxZDfNJQBNxAXBskK6Xx7wNZjdEtI8ufI3vlrPI%3D&amp;amp;reserved=0" target="_blank"&gt;https://community.nxp.com/t5/i-MX-RT-Knowledge-Base/How-to-use-the-RT1064-on-chip-flash-as-NVM/ta-p/1123381&lt;/A&gt;”&lt;/P&gt;&lt;P&gt;4) Is there any possibility of booting from external flash chips connected on FLEXSPI A &amp;nbsp;controller and FLEXSPI B controller ? If yes please let us know how to do the configuration in software/ hardware?&lt;/P&gt;&lt;P&gt;5) Can you help us with the related documentation on using on-chip SIP 4MB Winbond W25Q32JV for boot settings and related information.&lt;/P&gt;</description>
      <pubDate>Mon, 26 Dec 2022 04:27:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-Flash-memory-for-booting-the-MIMXRT1024CAG4B/m-p/1574418#M199206</guid>
      <dc:creator>sowmiya_a</dc:creator>
      <dc:date>2022-12-26T04:27:35Z</dc:date>
    </item>
    <item>
      <title>Re: Using Flash memory for booting the MIMXRT1024CAG4B</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-Flash-memory-for-booting-the-MIMXRT1024CAG4B/m-p/1576148#M199385</link>
      <description>&lt;P&gt;Hello&lt;BR /&gt;Hope you are well, I will gladly answer your questions:&lt;/P&gt;
&lt;P&gt;1) You're correct.&lt;/P&gt;
&lt;P&gt;2)Yes, setting this field to 0s will configure the chip to boot from the on-chip Flash.&lt;/P&gt;
&lt;P&gt;3) You might also refer to this application note which contains answers to questions 1 and 4: &lt;A href="https://www.nxp.com/docs/en/application-note/AN12878.pdf" target="_blank"&gt;Migration Guide from i.MX RT1020 to i.MX RT1024 (nxp.com)&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;4) Unfortunately, this is not possible. You are able to use FlexSPI flash to store data but you cannot use the other flexspi instance to boot. You are able to boot from FlexSPI only on-chip flash.&lt;/P&gt;
&lt;P&gt;5) It is important to have the proper boot_cfg to use the internal flash, you might want to refer to the EVK schematic:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Omar_Anguiano_0-1672680970624.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/205859i3A0E1346703B1AF8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Omar_Anguiano_0-1672680970624.png" alt="Omar_Anguiano_0-1672680970624.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Note that pull-up resistors are not populated the pin state is 0 on those.&lt;/P&gt;
&lt;P&gt;You can use MCUBootUtility or Secure Provisioning Tool so you can load an image to your device with the proper image configuration.&lt;BR /&gt;&lt;A href="https://github.com/JayHeng/NXP-MCUBootUtility" target="_blank"&gt;GitHub - JayHeng/NXP-MCUBootUtility: A one-stop boot utility tool based on Python2.7+wxPython4.0, it can help you get started with NXP MCU (i.MXRT,LPC,Kinetis...) secure boot easily | 恩智浦MCU安全启动一站式工具（研发模式），既可独立使用也可配合MfgTool或RT-Flash，助你轻松入门安全加密启动&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Omar&lt;/P&gt;</description>
      <pubDate>Mon, 02 Jan 2023 17:36:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-Flash-memory-for-booting-the-MIMXRT1024CAG4B/m-p/1576148#M199385</guid>
      <dc:creator>Omar_Anguiano</dc:creator>
      <dc:date>2023-01-02T17:36:43Z</dc:date>
    </item>
  </channel>
</rss>

