<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: iMX8MP / iMX8MM unique id in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573191#M199088</link>
    <description>&lt;P&gt;I reply to myself because I also opened a support ticket. Support team already reply that I was wrong and SOC UniqueID is 64 bit in both iMX8MP and iMX8MM and that's guarantee unique only it's full 64 bit format&lt;/P&gt;</description>
    <pubDate>Wed, 21 Dec 2022 14:37:28 GMT</pubDate>
    <dc:creator>andreascian</dc:creator>
    <dc:date>2022-12-21T14:37:28Z</dc:date>
    <item>
      <title>iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1570022#M198773</link>
      <description>&lt;P&gt;Dear all,&lt;/P&gt;&lt;P&gt;I'm working with different iMX based platform, from iMX6* to iMX8*&lt;/P&gt;&lt;P&gt;We are used to look at SOC Unique ID to identify products on field because this is guarantee to be unique for each single component&lt;/P&gt;&lt;P&gt;I've notice a major changes between iMX8MP and the others (even iMX8MM for example): usually SOC Unique ID is a 32 bit number, but on iMX8MP is a 64 bit number&lt;/P&gt;&lt;P&gt;I'm wondering if we can use a 32 bit subset of these 64 bit and yet assume that this number is unique across all SOCs, so we can have a higher level of software compatibility across the whole iMX family&lt;/P&gt;&lt;P&gt;Any clue or additional information?&lt;/P&gt;&lt;P&gt;Kind Regards and Thanks in advance,&lt;/P&gt;&lt;P&gt;Andrea&lt;/P&gt;</description>
      <pubDate>Wed, 14 Dec 2022 23:06:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1570022#M198773</guid>
      <dc:creator>andreascian</dc:creator>
      <dc:date>2022-12-14T23:06:34Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573191#M199088</link>
      <description>&lt;P&gt;I reply to myself because I also opened a support ticket. Support team already reply that I was wrong and SOC UniqueID is 64 bit in both iMX8MP and iMX8MM and that's guarantee unique only it's full 64 bit format&lt;/P&gt;</description>
      <pubDate>Wed, 21 Dec 2022 14:37:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573191#M199088</guid>
      <dc:creator>andreascian</dc:creator>
      <dc:date>2022-12-21T14:37:28Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573542#M199120</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/9133"&gt;@andreascian&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sorry for replying to you with delay.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;More details hope to help you, SoC UID is a read-only fuse value, which is programmed by the factory to identify a unique SoC, and this value is randomly generated. duplicate would happen if use only 32bits.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;/P&gt;
&lt;P&gt;Harvey&lt;/P&gt;</description>
      <pubDate>Thu, 22 Dec 2022 06:56:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573542#M199120</guid>
      <dc:creator>Harvey021</dc:creator>
      <dc:date>2022-12-22T06:56:15Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573694#M199133</link>
      <description>&lt;P&gt;Hi Harvey&lt;/P&gt;&lt;P&gt;on iMX8MP I've also found some additional UNIQUE_ID bits into the fusemap, see fuse address 0xE00-0xE10 named as UNIQUE_ID[127:64]&lt;/P&gt;&lt;P&gt;Does it means that UNIQUE_ID is 128 bit wide on this platform?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 22 Dec 2022 11:15:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1573694#M199133</guid>
      <dc:creator>andreascian</dc:creator>
      <dc:date>2022-12-22T11:15:55Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1574076#M199164</link>
      <description>&lt;P&gt;That is correct.&lt;/P&gt;
&lt;P&gt;Best regards&lt;/P&gt;
&lt;P&gt;Harvey&lt;/P&gt;</description>
      <pubDate>Fri, 23 Dec 2022 07:04:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1574076#M199164</guid>
      <dc:creator>Harvey021</dc:creator>
      <dc:date>2022-12-23T07:04:53Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1677249#M208247</link>
      <description>&lt;P&gt;sorry for replying to this old thread, but can you help me in figuring out which bank/register is associated with these upper 64 bits?&lt;/P&gt;&lt;P&gt;IIUC 0xE00 should correspond to bank 40 register 0 but can please confirm this?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 27 Jun 2023 20:56:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1677249#M208247</guid>
      <dc:creator>andreascian</dc:creator>
      <dc:date>2023-06-27T20:56:50Z</dc:date>
    </item>
    <item>
      <title>Re: iMX8MP / iMX8MM unique id</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1679251#M208393</link>
      <description>&lt;P&gt;BTW a colleague of mine asked the same question to NXP dedicated support and have the confirm that:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;SPAN&gt;The&amp;nbsp;UID[127-64] located on bank 40, world 0 and word 1.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;SPAN&gt;so we have an official answer to share.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Hope this help others in our same situation&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 30 Jun 2023 05:05:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MP-iMX8MM-unique-id/m-p/1679251#M208393</guid>
      <dc:creator>andreascian</dc:creator>
      <dc:date>2023-06-30T05:05:15Z</dc:date>
    </item>
  </channel>
</rss>

