<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8mm/mp GPC memory map offset LPS_CPU1 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mm-mp-GPC-memory-map-offset-LPS-CPU1/m-p/1559887#M198014</link>
    <description>&lt;P&gt;pls refer to the registers as below:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="joanxie_0-1669369961456.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/201731iDFB27E4E2EF0488E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="joanxie_0-1669369961456.png" alt="joanxie_0-1669369961456.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 25 Nov 2022 09:53:46 GMT</pubDate>
    <dc:creator>joanxie</dc:creator>
    <dc:date>2022-11-25T09:53:46Z</dc:date>
    <item>
      <title>IMX8mm/mp GPC memory map offset LPS_CPU1</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mm-mp-GPC-memory-map-offset-LPS-CPU1/m-p/1559278#M197954</link>
      <description>&lt;DIV&gt;&lt;SPAN&gt;There are definitions for GPC registers in imx-atf&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;#define&lt;/SPAN&gt; &lt;SPAN&gt;LPS_CPU1&lt;/SPAN&gt; &lt;SPAN&gt;0x114&amp;nbsp; for imx8mn,mm,mq&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;#define&lt;/SPAN&gt; &lt;SPAN&gt;LPS_CPU1&lt;/SPAN&gt; &lt;SPAN&gt;0xEC&amp;nbsp; for imxmp&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&lt;A href="https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/imx8mp/include/gpc_reg.h?h=lf_v2.6&amp;amp;id=2c6498d2d6e3572208fee1f4c37e737b4d413bdd#n31" target="_blank" rel="noopener"&gt;https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/imx8mp/include/gpc_reg.h?h=lf_v2.6&amp;amp;id=2c6498d2d6e3572208fee1f4c37e737b4d413bdd#n31&lt;/A&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&lt;A href="https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/imx8mn/include/gpc_reg.h?h=lf_v2.6&amp;amp;id=2c6498d2d6e3572208fee1f4c37e737b4d413bdd#n30" target="_blank" rel="noopener"&gt;https://source.codeaurora.org/external/imx/imx-atf/tree/plat/imx/imx8m/imx8mn/include/gpc_reg.h?h=lf_v2.6&amp;amp;id=2c6498d2d6e3572208fee1f4c37e737b4d413bdd#n30&lt;/A&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;but the offset of LPS_CPU1 was not listed in the Reference Manual neither for imx8mn nor imx8mp, you can see 303a_00ec was skiped in imx8mp&amp;nbsp;Reference Manual.&amp;nbsp;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Quastion: Where can I find the specification for imx8mp for register "0x 303a_00ec"&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="qingwuli_0-1669281026775.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/201587i7AB2756027461584/image-size/medium?v=v2&amp;amp;px=400" role="button" title="qingwuli_0-1669281026775.png" alt="qingwuli_0-1669281026775.png" /&gt;&lt;/span&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 24 Nov 2022 11:07:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mm-mp-GPC-memory-map-offset-LPS-CPU1/m-p/1559278#M197954</guid>
      <dc:creator>qingwuli</dc:creator>
      <dc:date>2022-11-24T11:07:10Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8mm/mp GPC memory map offset LPS_CPU1</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8mm-mp-GPC-memory-map-offset-LPS-CPU1/m-p/1559887#M198014</link>
      <description>&lt;P&gt;pls refer to the registers as below:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="joanxie_0-1669369961456.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/201731iDFB27E4E2EF0488E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="joanxie_0-1669369961456.png" alt="joanxie_0-1669369961456.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 25 Nov 2022 09:53:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8mm-mp-GPC-memory-map-offset-LPS-CPU1/m-p/1559887#M198014</guid>
      <dc:creator>joanxie</dc:creator>
      <dc:date>2022-11-25T09:53:46Z</dc:date>
    </item>
  </channel>
</rss>

