<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MIMXRT1176 Flexspi1 Hyper flash with eMMC device. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549433#M197258</link>
    <description>&lt;P&gt;&lt;BR /&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/156012"&gt;@kitsohn&lt;/a&gt;&amp;nbsp;，&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;The proposal is not feasible if the code is executed in the HyperFlash, so you should choose other pins to connect Hyper Flash or the Wifi module, in another word, they can't share the same pins.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the&lt;/P&gt;</description>
    <pubDate>Mon, 07 Nov 2022 07:21:13 GMT</pubDate>
    <dc:creator>jeremyzhou</dc:creator>
    <dc:date>2022-11-07T07:21:13Z</dc:date>
    <item>
      <title>MIMXRT1176 Flexspi1 Hyper flash with eMMC device.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549207#M197230</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I need help for my system operation configuration.&lt;/P&gt;&lt;P&gt;In my design, USHDC1 as wifi module interface dedicated, and Flexspi1 as Hyperflash boot device.&lt;/P&gt;&lt;P&gt;My question is that is it possible to connect eMMC ic on Flexspi1 interface directly used as USHDC2 interface after boot operation ?&lt;/P&gt;&lt;P&gt;By system usage, wifi and eMMC will operate simultaneously, so the eMMC does not connected to USHDC1 as like EVM board configuration.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kitsohn_0-1667704875006.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/199305iFDCDC2005A29B255/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kitsohn_0-1667704875006.png" alt="kitsohn_0-1667704875006.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;kitsohn_0-1667704875006.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Pls advice to me or other way to add eMMC device.&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;</description>
      <pubDate>Sun, 06 Nov 2022 03:22:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549207#M197230</guid>
      <dc:creator>kitsohn</dc:creator>
      <dc:date>2022-11-06T03:22:14Z</dc:date>
    </item>
    <item>
      <title>Re: MIMXRT1176 Flexspi1 Hyper flash with eMMC device.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549433#M197258</link>
      <description>&lt;P&gt;&lt;BR /&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/156012"&gt;@kitsohn&lt;/a&gt;&amp;nbsp;，&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;The proposal is not feasible if the code is executed in the HyperFlash, so you should choose other pins to connect Hyper Flash or the Wifi module, in another word, they can't share the same pins.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 07:21:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549433#M197258</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2022-11-07T07:21:13Z</dc:date>
    </item>
    <item>
      <title>Re: MIMXRT1176 Flexspi1 Hyper flash with eMMC device.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549449#M197261</link>
      <description>&lt;P&gt;Thanks for your timely manner,&amp;nbsp;jeremyzhou.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;How about if the code is executed in the external RAM device (SEM interface) not the Hyper flash.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;; At the start of boot codes, the FW paskage codes will be copied to RAM and executed in RAM.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I know that my design architecture was not recommend, but other ways noting.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Pls consider it and advise to me.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 07:46:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549449#M197261</guid>
      <dc:creator>kitsohn</dc:creator>
      <dc:date>2022-11-07T07:46:10Z</dc:date>
    </item>
    <item>
      <title>Re: MIMXRT1176 Flexspi1 Hyper flash with eMMC device.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549554#M197271</link>
      <description>&lt;P&gt;&lt;BR /&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/156012"&gt;@kitsohn&lt;/a&gt;&amp;nbsp;，&lt;BR /&gt;Thanks for your reply.&lt;BR /&gt;1）How about if the code is executed in the external RAM device (SIM interface) not the Hyper flash.&lt;BR /&gt;-- It's available to make it under this case.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the&lt;/P&gt;</description>
      <pubDate>Mon, 07 Nov 2022 09:26:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1176-Flexspi1-Hyper-flash-with-eMMC-device/m-p/1549554#M197271</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2022-11-07T09:26:22Z</dc:date>
    </item>
  </channel>
</rss>

