<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピック[i.MX8M Plus] Does i.MX8MPlus ENET1 RGMII interface support RX/TX  delay (2ns skew) setting</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1548319#M197175</link>
    <description>&lt;P&gt;Hello NXP team,&lt;/P&gt;&lt;P&gt;The PHY IC which we are going to install doesn't provide RXC/TXC skew configuration,&lt;/P&gt;&lt;P&gt;Is it possible to configure (RGMII-ID skew) by ENET1 configuration registers?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Igor&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 03 Nov 2022 13:11:24 GMT</pubDate>
    <dc:creator>iderzh</dc:creator>
    <dc:date>2022-11-03T13:11:24Z</dc:date>
    <item>
      <title>[i.MX8M Plus] Does i.MX8MPlus ENET1 RGMII interface support RX/TX  delay (2ns skew) setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1548319#M197175</link>
      <description>&lt;P&gt;Hello NXP team,&lt;/P&gt;&lt;P&gt;The PHY IC which we are going to install doesn't provide RXC/TXC skew configuration,&lt;/P&gt;&lt;P&gt;Is it possible to configure (RGMII-ID skew) by ENET1 configuration registers?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Igor&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Nov 2022 13:11:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1548319#M197175</guid>
      <dc:creator>iderzh</dc:creator>
      <dc:date>2022-11-03T13:11:24Z</dc:date>
    </item>
    <item>
      <title>Re: [i.MX8M Plus] Does i.MX8MPlus ENET1 RGMII interface support RX/TX  delay (2ns skew) setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1553603#M197544</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/161574"&gt;@iderzh&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please refer the Reference Manunal, there is no such configuration registers.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;Qmiller&lt;/P&gt;</description>
      <pubDate>Tue, 15 Nov 2022 02:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1553603#M197544</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2022-11-15T02:39:02Z</dc:date>
    </item>
    <item>
      <title>Re: [i.MX8M Plus] Does i.MX8MPlus ENET1 RGMII interface support RX/TX  delay (2ns skew) setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1554048#M197575</link>
      <description>Thank you for your reply, Qmiller.&lt;BR /&gt;BR,&lt;BR /&gt;Igor</description>
      <pubDate>Tue, 15 Nov 2022 11:33:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8M-Plus-Does-i-MX8MPlus-ENET1-RGMII-interface-support-RX-TX/m-p/1554048#M197575</guid>
      <dc:creator>iderzh</dc:creator>
      <dc:date>2022-11-15T11:33:30Z</dc:date>
    </item>
  </channel>
</rss>

