<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX8M M4_DISABLE</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1504193#M193688</link>
    <description>&lt;P&gt;Thank you for your response,&lt;/P&gt;&lt;P&gt;My understanding is you can only transition fuse values from 0 -&amp;gt; 1 and 1 values are permanent and cannot be set back to 0. So there is no way to unlock a locked region. Is that correct?&lt;/P&gt;</description>
    <pubDate>Wed, 10 Aug 2022 18:22:31 GMT</pubDate>
    <dc:creator>wgentry3</dc:creator>
    <dc:date>2022-08-10T18:22:31Z</dc:date>
    <item>
      <title>IMX8M M4_DISABLE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1492871#M192790</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;My team is looking into disabling the M4 core using the fuses. According to the reference manual (IMX8MDQLQRM), the M4_DISABLE fuse is in the TESTER region. This TESTER region is locked by the TESTER_LOCK by NXP. This means we cannot disable the M4 core after purchasing the IMX8M chip. Is this reasoning correct?&lt;/P&gt;</description>
      <pubDate>Thu, 21 Jul 2022 00:19:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1492871#M192790</guid>
      <dc:creator>wgentry3</dc:creator>
      <dc:date>2022-07-21T00:19:59Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M M4_DISABLE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1501475#M193460</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="jimmychan_0-1659668093874.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/189186i1C964C61B2FC93E8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="jimmychan_0-1659668093874.png" alt="jimmychan_0-1659668093874.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;According to the reference manual, the related fuses in the tester field can be unlocked by setting the first two bits of TESTER_LOCK(0x400) register to 0. And then, you could disable the M4 core by setting M4_DISABLE(0x450) register to 1.&lt;/P&gt;</description>
      <pubDate>Fri, 05 Aug 2022 02:55:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1501475#M193460</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2022-08-05T02:55:17Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M M4_DISABLE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1504193#M193688</link>
      <description>&lt;P&gt;Thank you for your response,&lt;/P&gt;&lt;P&gt;My understanding is you can only transition fuse values from 0 -&amp;gt; 1 and 1 values are permanent and cannot be set back to 0. So there is no way to unlock a locked region. Is that correct?&lt;/P&gt;</description>
      <pubDate>Wed, 10 Aug 2022 18:22:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1504193#M193688</guid>
      <dc:creator>wgentry3</dc:creator>
      <dc:date>2022-08-10T18:22:31Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M M4_DISABLE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1504200#M193690</link>
      <description>&lt;P&gt;Thank you for your response,&lt;/P&gt;&lt;P&gt;My understanding is that fuse values can only be transitioned from 0 -&amp;gt; 1, and the reverse is not possible. If we receive chips with the TESTER_LOCK = 0b11, then there is no way to set that to 0b00. Is this correct?&lt;/P&gt;</description>
      <pubDate>Wed, 10 Aug 2022 18:26:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1504200#M193690</guid>
      <dc:creator>wgentry3</dc:creator>
      <dc:date>2022-08-10T18:26:47Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M M4_DISABLE</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1507908#M193972</link>
      <description>&lt;P&gt;Yes, if the TESTER_LOCK = 0b11, there is no way to set that to 0b00 and the related result is that the M4 core can't be disabled. Actually, if you don't need to use the M-core, there is no necessary to disable it. You could just leave it there unused.&lt;/P&gt;</description>
      <pubDate>Thu, 18 Aug 2022 02:39:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-M4-DISABLE/m-p/1507908#M193972</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2022-08-18T02:39:07Z</dc:date>
    </item>
  </channel>
</rss>

