<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PCIE Clock LVDS AC capacitors in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PCIE-Clock-LVDS-AC-capacitors/m-p/1489482#M192550</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I would like to ask about the PCIe part for i.MX8M Plus.&lt;/P&gt;&lt;P&gt;In our design, the PCIe reference clock comes from an external clock generators with LVDS signal. It is shown that AC caps are required.&amp;nbsp; Where should I placet both AC Caps? on the clock generator side or on SoM and PCIe connector (receiver side)? Thank you.&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Nanjun&lt;/P&gt;</description>
    <pubDate>Thu, 14 Jul 2022 12:15:32 GMT</pubDate>
    <dc:creator>nanjun</dc:creator>
    <dc:date>2022-07-14T12:15:32Z</dc:date>
    <item>
      <title>PCIE Clock LVDS AC capacitors</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PCIE-Clock-LVDS-AC-capacitors/m-p/1489482#M192550</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I would like to ask about the PCIe part for i.MX8M Plus.&lt;/P&gt;&lt;P&gt;In our design, the PCIe reference clock comes from an external clock generators with LVDS signal. It is shown that AC caps are required.&amp;nbsp; Where should I placet both AC Caps? on the clock generator side or on SoM and PCIe connector (receiver side)? Thank you.&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Nanjun&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jul 2022 12:15:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PCIE-Clock-LVDS-AC-capacitors/m-p/1489482#M192550</guid>
      <dc:creator>nanjun</dc:creator>
      <dc:date>2022-07-14T12:15:32Z</dc:date>
    </item>
  </channel>
</rss>

