<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8MP DDR Stress Tool Error in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1489312#M192522</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Thank you for your response.&lt;/P&gt;&lt;P&gt;The board is working if I set the lpddr4 Clock frequency to 800MHz or 1200MHz. The above error persists when I set clock frequency to 2000MHz.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 800MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0x7D060&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 1200MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0xC8022&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 2000MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0xFA031&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please tell me do I need to make any other change for 2000MHz?&lt;/P&gt;</description>
    <pubDate>Thu, 14 Jul 2022 08:36:52 GMT</pubDate>
    <dc:creator>abhiroopnray</dc:creator>
    <dc:date>2022-07-14T08:36:52Z</dc:date>
    <item>
      <title>IMX8MP DDR Stress Tool Error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1471408#M191318</link>
      <description>&lt;P&gt;I am trying to boot a custom IMX8MP Board.&lt;/P&gt;&lt;P&gt;I have made the pin configuration changes in the LPDDR4_RPA excel file and trying to calibrate and run DDR Stress test using MScale DDR Tool.&lt;BR /&gt;&lt;BR /&gt;I am getting the following:&lt;BR /&gt;&lt;BR /&gt;1&amp;gt; When I click download with the .ds file:&lt;/P&gt;&lt;P&gt;Download is complete&lt;BR /&gt;Waiting for the target board boot...&lt;/P&gt;&lt;P&gt;===================hardware_init=====================&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;********Found PMIC PCA9450**********&lt;BR /&gt;hardware_init exit&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;BR /&gt;MX8 DDR Stress Test V3.30&lt;BR /&gt;Built on Nov 24 2021 13:52:12&lt;BR /&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;Waiting for board configuration from PC-end...&lt;/P&gt;&lt;P&gt;--Set up the MMU and enable I and D cache--&lt;BR /&gt;- This is the Cortex-A53 core&lt;BR /&gt;- Check if I cache is enabled&lt;BR /&gt;- Enabling I cache since it was disabled&lt;BR /&gt;- Push base address of TTB to TTBR0_EL3&lt;BR /&gt;- Config TCR_EL3&lt;BR /&gt;- Config MAIR_EL3&lt;BR /&gt;- Enable MMU&lt;BR /&gt;- Data Cache has been enabled&lt;BR /&gt;- Check system memory register, only for debug&lt;/P&gt;&lt;P&gt;- VMCR Check:&lt;BR /&gt;- ttbr0_el3: 0x97d000&lt;BR /&gt;- tcr_el3: 0x2051c&lt;BR /&gt;- mair_el3: 0x774400&lt;BR /&gt;- sctlr_el3: 0xc01815&lt;BR /&gt;- id_aa64mmfr0_el1: 0x1122&lt;/P&gt;&lt;P&gt;- MMU and cache setup complete&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;BR /&gt;ARM clock(CA53) rate: 1800MHz&lt;BR /&gt;DDR Clock: 2000MHz&lt;/P&gt;&lt;P&gt;============================================&lt;BR /&gt;DDR configuration&lt;BR /&gt;DDR type is LPDDR4&lt;BR /&gt;Data width: 32, bank num: 8&lt;BR /&gt;Row size: 17, col size: 10&lt;BR /&gt;Two chip selects are used&lt;BR /&gt;Number of DDR controllers used on the SoC: 1&lt;BR /&gt;Density per chip select: 3072MB&lt;BR /&gt;Density per controller is: 6144MB&lt;BR /&gt;Total density detected on the board is: 6144MB&lt;BR /&gt;============================================&lt;/P&gt;&lt;P&gt;MX8M-plus: Cortex-A53 is found&lt;/P&gt;&lt;P&gt;*************************************************************************&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2&amp;gt; When I press calibrate:&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;============ Step 1: DDRPHY Training... ============&lt;BR /&gt;---DDR 1D-Training @2000Mhz...&lt;BR /&gt;[Process] End of CA training&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of read enable training&lt;BR /&gt;[Process] End of fine write leveling&lt;BR /&gt;[Process] End of read DQ deskew training&lt;BR /&gt;[Process] End of MPR read delay center optimization&lt;BR /&gt;[Process] End of Write Leveling coarse delay&lt;BR /&gt;[Process] End of write delay center optimization&lt;BR /&gt;[Process] End of read delay center optimization&lt;BR /&gt;[Process] End of max read latency training&lt;BR /&gt;[Result] PASS&lt;BR /&gt;---DDR 1D-Training @200Mhz...&lt;BR /&gt;[Process] End of CA training&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of read enable training&lt;BR /&gt;[Process] End of fine write leveling&lt;BR /&gt;[Process] End of MPR read delay center optimization&lt;BR /&gt;[Process] End of Write Leveling coarse delay&lt;BR /&gt;[Process] End of write delay center optimization&lt;BR /&gt;[Process] End of read delay center optimization&lt;BR /&gt;[Process] End of max read latency training&lt;BR /&gt;[Result] PASS&lt;BR /&gt;---DDR 1D-Training @50Mhz...&lt;BR /&gt;[Process] End of CA training&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of read enable training&lt;BR /&gt;[Process] End of fine write leveling&lt;BR /&gt;[Process] End of MPR read delay center optimization&lt;BR /&gt;[Process] End of Write Leveling coarse delay&lt;BR /&gt;[Process] End of write delay center optimization&lt;BR /&gt;[Process] End of read delay center optimization&lt;BR /&gt;[Process] End of max read latency training&lt;BR /&gt;[Result] PASS&lt;BR /&gt;---DDR 2D-Training @2000Mhz...&lt;BR /&gt;[Process] End of initialization&lt;BR /&gt;[Process] End of 2D write delay/voltage center optimization&lt;BR /&gt;[Process] End of 2D write delay/voltage center optimization&lt;BR /&gt;[Process] End of 2D read delay/voltage center optimization&lt;BR /&gt;[Process] End of 2D read delay/voltage center optimization&lt;BR /&gt;[Result] PASS&lt;/P&gt;&lt;P&gt;============ Step 2: DDR memory accessing... ============&lt;BR /&gt;Verifying DDR frequency point0@2000MHz.......Pass&lt;BR /&gt;Verifying DDR frequency point1@200MHz.......Pass&lt;BR /&gt;Verifying DDR frequency point2@50MHz.......Pass&lt;BR /&gt;[Result] OK&lt;BR /&gt;&lt;BR /&gt;3&amp;gt; When I press Stress test with all default configuration:&amp;nbsp;&lt;/P&gt;&lt;P&gt;============ Step 3: DDR parameters processing... ============&lt;BR /&gt;[Result] Done&lt;/P&gt;&lt;P&gt;Success: DDR Calibration completed!!!&lt;BR /&gt;DDR Stress Test Iteration 1&lt;BR /&gt;--------------------------------&lt;BR /&gt;--Running DDR test on region 1--&lt;BR /&gt;--------------------------------&lt;/P&gt;&lt;P&gt;t0.1: data is addr test&lt;BR /&gt;...Address of failure: 0x0000000101E00000&lt;BR /&gt;Data read was: 0x0000FFFF41E0FFFF&lt;BR /&gt;But pattern was: 0x0000000041E00000&lt;BR /&gt;&lt;BR /&gt;I am unsure about the error. Can anyone please tell me what this error is? Will the board be able to boot after this ?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 09 Jun 2022 10:39:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1471408#M191318</guid>
      <dc:creator>abhiroopnray</dc:creator>
      <dc:date>2022-06-09T10:39:51Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MP DDR Stress Tool Error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1475174#M191553</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;May I know, when can I get a response?&lt;/P&gt;</description>
      <pubDate>Thu, 16 Jun 2022 08:58:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1475174#M191553</guid>
      <dc:creator>abhiroopnray</dc:creator>
      <dc:date>2022-06-16T08:58:10Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MP DDR Stress Tool Error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1489238#M192509</link>
      <description>&lt;P&gt;Did your board work well now? If no, you can share us your script and ddr section schematic to us, we will help check.&lt;/P&gt;
&lt;P&gt;Wish you have a nice day&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jul 2022 06:44:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1489238#M192509</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2022-07-14T06:44:06Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MP DDR Stress Tool Error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1489312#M192522</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Thank you for your response.&lt;/P&gt;&lt;P&gt;The board is working if I set the lpddr4 Clock frequency to 800MHz or 1200MHz. The above error persists when I set clock frequency to 2000MHz.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 800MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0x7D060&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 1200MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0xC8022&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For 2000MHz:&lt;/P&gt;&lt;TABLE width="382"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD width="127"&gt;memory set&lt;/TD&gt;&lt;TD width="114"&gt;0x30360054&lt;/TD&gt;&lt;TD width="44"&gt;32&lt;/TD&gt;&lt;TD width="97"&gt;0xFA031&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please tell me do I need to make any other change for 2000MHz?&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jul 2022 08:36:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MP-DDR-Stress-Tool-Error/m-p/1489312#M192522</guid>
      <dc:creator>abhiroopnray</dc:creator>
      <dc:date>2022-07-14T08:36:52Z</dc:date>
    </item>
  </channel>
</rss>

