<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRelaxing LPDDR4 timings for high temperature</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1486988#M192341</link>
    <description>&lt;P&gt;We're using an iMX8-mini with a single LPDDR4 x32 device. We're working on qualifying second and third source LPDDR4 chips, and having a little difficulty with some parts when running memtester at high temperature (75 C ambient or higher). We're using industrial-temp or automotive-temp parts rated for 1600 speed grade. We run the imx8 DDR interface at 1500 (as configured in the RPA spreadsheet). At high temps we still see the occasional memtester error with certain RAM chips.&lt;/P&gt;&lt;P&gt;In the RPA spreadsheet, I've selected "option 2" for the LPDDR4 MR4 manual de-rate workaround.&lt;/P&gt;&lt;P&gt;I'm looking for suggestions regarding which parameters I might change in the RPA spreadsheet to accommodate looser timings for the RAM, to help it at the higher temperatures.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 08 Jul 2022 21:10:02 GMT</pubDate>
    <dc:creator>frank_vanhooft</dc:creator>
    <dc:date>2022-07-08T21:10:02Z</dc:date>
    <item>
      <title>Relaxing LPDDR4 timings for high temperature</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1486988#M192341</link>
      <description>&lt;P&gt;We're using an iMX8-mini with a single LPDDR4 x32 device. We're working on qualifying second and third source LPDDR4 chips, and having a little difficulty with some parts when running memtester at high temperature (75 C ambient or higher). We're using industrial-temp or automotive-temp parts rated for 1600 speed grade. We run the imx8 DDR interface at 1500 (as configured in the RPA spreadsheet). At high temps we still see the occasional memtester error with certain RAM chips.&lt;/P&gt;&lt;P&gt;In the RPA spreadsheet, I've selected "option 2" for the LPDDR4 MR4 manual de-rate workaround.&lt;/P&gt;&lt;P&gt;I'm looking for suggestions regarding which parameters I might change in the RPA spreadsheet to accommodate looser timings for the RAM, to help it at the higher temperatures.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 08 Jul 2022 21:10:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1486988#M192341</guid>
      <dc:creator>frank_vanhooft</dc:creator>
      <dc:date>2022-07-08T21:10:02Z</dc:date>
    </item>
    <item>
      <title>Re: Relaxing LPDDR4 timings for high temperature</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1489290#M192519</link>
      <description>&lt;P&gt;How about the temperature range of the DDR you are using?&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jul 2022 08:05:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1489290#M192519</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2022-07-14T08:05:43Z</dc:date>
    </item>
    <item>
      <title>Re: Relaxing LPDDR4 timings for high temperature</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1489569#M192554</link>
      <description>&lt;P&gt;-40 to +105C&lt;BR /&gt;&lt;BR /&gt;Alliance AS4C256M32MD4-062BAN&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jul 2022 14:34:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1489569#M192554</guid>
      <dc:creator>frank_vanhooft</dc:creator>
      <dc:date>2022-07-14T14:34:18Z</dc:date>
    </item>
    <item>
      <title>Re: Relaxing LPDDR4 timings for high temperature</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1491658#M192701</link>
      <description>&lt;P&gt;At high temps we still see the occasional memtester error with certain RAM chips.&lt;/P&gt;
&lt;P&gt;Could you share the full log&amp;nbsp; to us?&lt;/P&gt;</description>
      <pubDate>Tue, 19 Jul 2022 09:19:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1491658#M192701</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2022-07-19T09:19:33Z</dc:date>
    </item>
    <item>
      <title>Re: Relaxing LPDDR4 timings for high temperature</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1492014#M192726</link>
      <description>&lt;P&gt;I'm going to close this. I contacted an NXP guru, who pointed me to this:&lt;BR /&gt;&lt;BR /&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX-8M-Mini-Register-Programming-Aid-DRAM-PLL-setting/ta-p/1112094" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX-8M-Mini-Register-Programming-Aid-DRAM-PLL-setting/ta-p/1112094&lt;/A&gt;&lt;/P&gt;&lt;P&gt;That gave us the pointers we needed to move forward. We have the part working at high temps now. Thanks.&lt;/P&gt;</description>
      <pubDate>Tue, 19 Jul 2022 22:40:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Relaxing-LPDDR4-timings-for-high-temperature/m-p/1492014#M192726</guid>
      <dc:creator>frank_vanhooft</dc:creator>
      <dc:date>2022-07-19T22:40:13Z</dc:date>
    </item>
  </channel>
</rss>

