<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Design Files for i.MX8 plus CPU board in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Design-Files-for-i-MX8-plus-CPU-board/m-p/1444014#M189315</link>
    <description>&lt;P&gt;Two DRC errors are present in this design (besides numerous yellow warnings).&lt;/P&gt;&lt;P&gt;I'm caring about this since I started to created a gerber file set as a first step towards production of this SOM.&lt;/P&gt;&lt;P&gt;It points out that there are two unnamed nets that - very apparently with intention - each connects two pins on the board. Just a connection present in the board but not in the design file (using OrCAD &lt;SPAN&gt;17.4-2019-S027)&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;To be precise:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;U1 B11 is connected to J3.42 (while both pins are defined as NC in the schematic).&lt;/LI&gt;&lt;LI&gt;U1 E12 is connected to J3.48 (while both pins are defined as NC in the schematic).&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;Of course I'd prefer to establish these connections in the schematic. But before doing so, any feedback is appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 14 Apr 2022 09:03:25 GMT</pubDate>
    <dc:creator>rjm</dc:creator>
    <dc:date>2022-04-14T09:03:25Z</dc:date>
    <item>
      <title>Design Files for i.MX8 plus CPU board</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Design-Files-for-i-MX8-plus-CPU-board/m-p/1444014#M189315</link>
      <description>&lt;P&gt;Two DRC errors are present in this design (besides numerous yellow warnings).&lt;/P&gt;&lt;P&gt;I'm caring about this since I started to created a gerber file set as a first step towards production of this SOM.&lt;/P&gt;&lt;P&gt;It points out that there are two unnamed nets that - very apparently with intention - each connects two pins on the board. Just a connection present in the board but not in the design file (using OrCAD &lt;SPAN&gt;17.4-2019-S027)&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;To be precise:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;U1 B11 is connected to J3.42 (while both pins are defined as NC in the schematic).&lt;/LI&gt;&lt;LI&gt;U1 E12 is connected to J3.48 (while both pins are defined as NC in the schematic).&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;Of course I'd prefer to establish these connections in the schematic. But before doing so, any feedback is appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 14 Apr 2022 09:03:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Design-Files-for-i-MX8-plus-CPU-board/m-p/1444014#M189315</guid>
      <dc:creator>rjm</dc:creator>
      <dc:date>2022-04-14T09:03:25Z</dc:date>
    </item>
  </channel>
</rss>

