<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX8 Mini PCIe PLL won't sync to external CLK</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-Mini-PCIe-PLL-won-t-sync-to-external-CLK/m-p/1434660#M188669</link>
    <description>&lt;P&gt;Can you analysis the pcie status registers(&lt;SPAN&gt;TYPE1_STATUS_COMMAND_REG,&lt;/SPAN&gt;&lt;SPAN&gt;CON_STATUS_REG,etc....&lt;/SPAN&gt;&lt;SPAN&gt;) using memtool under /unit_tests/ and also attach related log?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Mon, 28 Mar 2022 08:17:47 GMT</pubDate>
    <dc:creator>Zhiming_Liu</dc:creator>
    <dc:date>2022-03-28T08:17:47Z</dc:date>
    <item>
      <title>IMX8 Mini PCIe PLL won't sync to external CLK</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-Mini-PCIe-PLL-won-t-sync-to-external-CLK/m-p/1430242#M188341</link>
      <description>&lt;P&gt;We are bringing up a board and are using a Microchip DSC557 PCIe Clock generator, similar to the MCIMX8QM-CPU MEK Platform reference design.&amp;nbsp; With this generator, we are using a 22 ohm series resistor and 49.9 ohm pull downs and the clock output looks good, pictures attached.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Unfortunately the PCIe PLL fails to sync to the external clock causing the kernel to hang.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Looking for advice on how to proceed.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Thu, 17 Mar 2022 17:06:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-Mini-PCIe-PLL-won-t-sync-to-external-CLK/m-p/1430242#M188341</guid>
      <dc:creator>bblanton</dc:creator>
      <dc:date>2022-03-17T17:06:48Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 Mini PCIe PLL won't sync to external CLK</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-Mini-PCIe-PLL-won-t-sync-to-external-CLK/m-p/1434660#M188669</link>
      <description>&lt;P&gt;Can you analysis the pcie status registers(&lt;SPAN&gt;TYPE1_STATUS_COMMAND_REG,&lt;/SPAN&gt;&lt;SPAN&gt;CON_STATUS_REG,etc....&lt;/SPAN&gt;&lt;SPAN&gt;) using memtool under /unit_tests/ and also attach related log?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 28 Mar 2022 08:17:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-Mini-PCIe-PLL-won-t-sync-to-external-CLK/m-p/1434660#M188669</guid>
      <dc:creator>Zhiming_Liu</dc:creator>
      <dc:date>2022-03-28T08:17:47Z</dc:date>
    </item>
  </channel>
</rss>

