<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX6 DualLite with Micron DDR3 (2 x MT41J128M16HA)</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DualLite-with-Micron-DDR3-2-x-MT41J128M16HA/m-p/236283#M18773</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rafal,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Basically, you need to modify two register fields in the original flash_header.S in order to support 32-bit DDR3.&lt;/P&gt;&lt;P&gt;1. Change the memory bus size to 32-bit by set DSIZ on MMDC1_MDCTL register to 1.&lt;/P&gt;&lt;P&gt;2. Disable the ODT on higher 32-bit by clearing MMDC2_MPODTCTRL register.&lt;/P&gt;&lt;P&gt;Arthur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 02 Apr 2013 09:23:00 GMT</pubDate>
    <dc:creator>arthur_lai</dc:creator>
    <dc:date>2013-04-02T09:23:00Z</dc:date>
    <item>
      <title>iMX6 DualLite with Micron DDR3 (2 x MT41J128M16HA)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DualLite-with-Micron-DDR3-2-x-MT41J128M16HA/m-p/236282#M18772</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="color: #1f497d;"&gt;Hello everybody!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="color: #1f497d;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="color: #1f497d;"&gt;Is there a chance someone have configuration file (flash_header.S) for iMX6 Dual Lite connected with DDR3 RAM Memory (2 x MT41J128M16HA) &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="color: #1f497d;"&gt;MMDC should be configured for DDR3 x32.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;Rafal&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jan 2013 16:34:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DualLite-with-Micron-DDR3-2-x-MT41J128M16HA/m-p/236282#M18772</guid>
      <dc:creator>rafalwegner</dc:creator>
      <dc:date>2013-01-24T16:34:40Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DualLite with Micron DDR3 (2 x MT41J128M16HA)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DualLite-with-Micron-DDR3-2-x-MT41J128M16HA/m-p/236283#M18773</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rafal,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Basically, you need to modify two register fields in the original flash_header.S in order to support 32-bit DDR3.&lt;/P&gt;&lt;P&gt;1. Change the memory bus size to 32-bit by set DSIZ on MMDC1_MDCTL register to 1.&lt;/P&gt;&lt;P&gt;2. Disable the ODT on higher 32-bit by clearing MMDC2_MPODTCTRL register.&lt;/P&gt;&lt;P&gt;Arthur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 02 Apr 2013 09:23:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DualLite-with-Micron-DDR3-2-x-MT41J128M16HA/m-p/236283#M18773</guid>
      <dc:creator>arthur_lai</dc:creator>
      <dc:date>2013-04-02T09:23:00Z</dc:date>
    </item>
  </channel>
</rss>

