<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: MIMXRT1064</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1064/m-p/1415835#M187178</link>
    <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/186604"&gt;@StarMao159376&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp; If I understand the question correctly, the i.MX RT does not support a local bus &lt;BR /&gt;(internal bus, common for all i.MX RT internal modules)&amp;nbsp; for external devices.&amp;nbsp;&lt;BR /&gt;&amp;nbsp; The most close for customer's purposes - I think - is the SEMC (Smart External Memory&lt;BR /&gt;Controller). &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "The SEMC is a multi-standard memory controller optimized for both high-performance &lt;BR /&gt;and low pin-count. It can support multiple external memories in the same&lt;BR /&gt;application with shared address and data pins. The interface supported includes SDRAM, &lt;BR /&gt;NOR Flash, SRAM, and NAND Flash, as well as 8080 display interface."&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Yuri.&lt;/P&gt;</description>
    <pubDate>Fri, 18 Feb 2022 07:27:19 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2022-02-18T07:27:19Z</dc:date>
    <item>
      <title>MIMXRT1064</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1064/m-p/1415805#M187173</link>
      <description>&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Does mimxrt1064 support local bus？&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Fri, 18 Feb 2022 06:42:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1064/m-p/1415805#M187173</guid>
      <dc:creator>StarMao159376</dc:creator>
      <dc:date>2022-02-18T06:42:33Z</dc:date>
    </item>
    <item>
      <title>Re: MIMXRT1064</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1064/m-p/1415835#M187178</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/186604"&gt;@StarMao159376&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp; If I understand the question correctly, the i.MX RT does not support a local bus &lt;BR /&gt;(internal bus, common for all i.MX RT internal modules)&amp;nbsp; for external devices.&amp;nbsp;&lt;BR /&gt;&amp;nbsp; The most close for customer's purposes - I think - is the SEMC (Smart External Memory&lt;BR /&gt;Controller). &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; "The SEMC is a multi-standard memory controller optimized for both high-performance &lt;BR /&gt;and low pin-count. It can support multiple external memories in the same&lt;BR /&gt;application with shared address and data pins. The interface supported includes SDRAM, &lt;BR /&gt;NOR Flash, SRAM, and NAND Flash, as well as 8080 display interface."&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Yuri.&lt;/P&gt;</description>
      <pubDate>Fri, 18 Feb 2022 07:27:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIMXRT1064/m-p/1415835#M187178</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2022-02-18T07:27:19Z</dc:date>
    </item>
  </channel>
</rss>

