<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx8M Plus: LPDDR4 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8M-Plus-LPDDR4/m-p/1410766#M186786</link>
    <description>&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class="uioutputtext"&gt;The i.MX8MP supports JEDEC 209-4B and 209-4A stands.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class="uioutputtext"&gt;For you above questions, we do not have the list of the DRAM for the i.MX8MP, as compatible with JEDEC 209-4B and 209-4A will be OK, for the reference schematic please refer the reference design supply in our website(default with MT53E1536M32D4DT-046). For the ddr configuration you can refer to &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352&lt;/A&gt;.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 09 Feb 2022 07:52:07 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2022-02-09T07:52:07Z</dc:date>
    <item>
      <title>imx8M Plus: LPDDR4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8M-Plus-LPDDR4/m-p/1409997#M186726</link>
      <description>&lt;P&gt;Hello NXP Team&amp;nbsp;&lt;/P&gt;&lt;P&gt;Greeting&lt;/P&gt;&lt;P&gt;We are facing issue with the LPDDR4 availability(&lt;SPAN&gt;MT53E1536M32D4DT-046 AIT:A TR)&lt;/SPAN&gt;, which is used in reference board .&lt;/P&gt;&lt;P&gt;can you provide the below information&lt;/P&gt;&lt;P&gt;1) List of other validated SDRAM with iMx 8M Plus&lt;/P&gt;&lt;P&gt;2) Reference schematic for other Validated SDRAM&lt;/P&gt;&lt;P&gt;3) Table of SDRAM configurations supported by imX 8M plus&amp;nbsp; for both channels with single and dual configurations.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 08 Feb 2022 05:25:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8M-Plus-LPDDR4/m-p/1409997#M186726</guid>
      <dc:creator>HM_BDBA</dc:creator>
      <dc:date>2022-02-08T05:25:49Z</dc:date>
    </item>
    <item>
      <title>Re: imx8M Plus: LPDDR4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8M-Plus-LPDDR4/m-p/1410766#M186786</link>
      <description>&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class="uioutputtext"&gt;The i.MX8MP supports JEDEC 209-4B and 209-4A stands.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&lt;SPAN class="uioutputtext"&gt;For you above questions, we do not have the list of the DRAM for the i.MX8MP, as compatible with JEDEC 209-4B and 209-4A will be OK, for the reference schematic please refer the reference design supply in our website(default with MT53E1536M32D4DT-046). For the ddr configuration you can refer to &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8MPlus-m865S-DDR-Register-Programming-Aids-RPA/ta-p/1235352&lt;/A&gt;.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 09 Feb 2022 07:52:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8M-Plus-LPDDR4/m-p/1410766#M186786</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2022-02-09T07:52:07Z</dc:date>
    </item>
  </channel>
</rss>

