<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic [iMX8MQ] How to initialize CAAM on M4 core in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405269#M186343</link>
    <description>&lt;P&gt;Hi NXP support,&lt;/P&gt;&lt;P&gt;I'm struggling to bring up CAAM on M4 core of iMX8MQ , but Input Ring Base Address Registers (IRBAR_JR0 - IRBAR_JR2) aren't able to be written directly. Could you please guide me through the process of booting CAAM?&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Nam&lt;/P&gt;</description>
    <pubDate>Wed, 26 Jan 2022 15:04:04 GMT</pubDate>
    <dc:creator>NamLH2910</dc:creator>
    <dc:date>2022-01-26T15:04:04Z</dc:date>
    <item>
      <title>[iMX8MQ] How to initialize CAAM on M4 core</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405269#M186343</link>
      <description>&lt;P&gt;Hi NXP support,&lt;/P&gt;&lt;P&gt;I'm struggling to bring up CAAM on M4 core of iMX8MQ , but Input Ring Base Address Registers (IRBAR_JR0 - IRBAR_JR2) aren't able to be written directly. Could you please guide me through the process of booting CAAM?&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Nam&lt;/P&gt;</description>
      <pubDate>Wed, 26 Jan 2022 15:04:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405269#M186343</guid>
      <dc:creator>NamLH2910</dc:creator>
      <dc:date>2022-01-26T15:04:04Z</dc:date>
    </item>
    <item>
      <title>Re: [iMX8MQ] How to initialize CAAM on M4 core</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405625#M186359</link>
      <description>&lt;P&gt;Unfortunately M4 core can not access CAAM. The M4 core has no access to the bus CAAM is connected.&lt;/P&gt;</description>
      <pubDate>Thu, 27 Jan 2022 01:45:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405625#M186359</guid>
      <dc:creator>b36401</dc:creator>
      <dc:date>2022-01-27T01:45:21Z</dc:date>
    </item>
    <item>
      <title>Re: [iMX8MQ] How to initialize CAAM on M4 core</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405632#M186360</link>
      <description>&lt;P&gt;Thanks for your response&lt;/P&gt;</description>
      <pubDate>Thu, 27 Jan 2022 01:53:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX8MQ-How-to-initialize-CAAM-on-M4-core/m-p/1405632#M186360</guid>
      <dc:creator>NamLH2910</dc:creator>
      <dc:date>2022-01-27T01:53:21Z</dc:date>
    </item>
  </channel>
</rss>

