<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8 mapping space problem in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mapping-space-problem/m-p/1394015#M185336</link>
    <description>&lt;P&gt;Could you tell us which version of BSP are you using?&lt;/P&gt;</description>
    <pubDate>Tue, 04 Jan 2022 06:54:46 GMT</pubDate>
    <dc:creator>Rita_Wang</dc:creator>
    <dc:date>2022-01-04T06:54:46Z</dc:date>
    <item>
      <title>IMX8 mapping space problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mapping-space-problem/m-p/1384433#M184221</link>
      <description>&lt;P&gt;IMX8QM can support mapping larger than 256M, but the data sheet writes an expandable space of 28GB. Does the PCIE mapping space of this chip support mapping requirements larger than 256M (BAR mapping size 256M + configuration space mapping)?&lt;/P&gt;</description>
      <pubDate>Fri, 10 Dec 2021 01:36:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mapping-space-problem/m-p/1384433#M184221</guid>
      <dc:creator>yangmingsong</dc:creator>
      <dc:date>2021-12-10T01:36:03Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8 mapping space problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8-mapping-space-problem/m-p/1394015#M185336</link>
      <description>&lt;P&gt;Could you tell us which version of BSP are you using?&lt;/P&gt;</description>
      <pubDate>Tue, 04 Jan 2022 06:54:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8-mapping-space-problem/m-p/1394015#M185336</guid>
      <dc:creator>Rita_Wang</dc:creator>
      <dc:date>2022-01-04T06:54:46Z</dc:date>
    </item>
  </channel>
</rss>

