<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic IMX8M Plus LPDDR4 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-LPDDR4/m-p/1388085#M184569</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Is it possible to only connect one channel (A or B) for IMX8M Plus, to interface a 16-bit LPDDR4 memory?&lt;/P&gt;&lt;P&gt;Br&lt;/P&gt;&lt;P&gt;Anders&lt;/P&gt;</description>
    <pubDate>Thu, 16 Dec 2021 10:50:57 GMT</pubDate>
    <dc:creator>Anderswikstrom</dc:creator>
    <dc:date>2021-12-16T10:50:57Z</dc:date>
    <item>
      <title>IMX8M Plus LPDDR4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-LPDDR4/m-p/1388085#M184569</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Is it possible to only connect one channel (A or B) for IMX8M Plus, to interface a 16-bit LPDDR4 memory?&lt;/P&gt;&lt;P&gt;Br&lt;/P&gt;&lt;P&gt;Anders&lt;/P&gt;</description>
      <pubDate>Thu, 16 Dec 2021 10:50:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-LPDDR4/m-p/1388085#M184569</guid>
      <dc:creator>Anderswikstrom</dc:creator>
      <dc:date>2021-12-16T10:50:57Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8M Plus LPDDR4</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-LPDDR4/m-p/1388520#M184604</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/194823"&gt;@Anderswikstrom&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;SPAN class="tm5"&gt;&amp;nbsp; generally, since LPDDR4 device consists of two identical channels operating independently, it is possible to configure single channel x16 mode.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="Normal"&gt;&lt;SPAN class="tm5"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN class="tm5"&gt;&amp;nbsp; Below are discussions regarding the issue.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Single-channel-LPDDR4/m-p/818564" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Single-channel-LPDDR4/m-p/818564&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Supporting-single-channel-LPDDR4-on-iMX8MP/m-p/1387065" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Supporting-single-channel-LPDDR4-on-iMX8MP/m-p/1387065&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Yuri.&lt;/P&gt;</description>
      <pubDate>Fri, 17 Dec 2021 04:54:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8M-Plus-LPDDR4/m-p/1388520#M184604</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2021-12-17T04:54:03Z</dc:date>
    </item>
  </channel>
</rss>

