<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic pwm2 node(dts) in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/pwm2-node-dts/m-p/1382415#M184050</link>
    <description>&lt;DIV&gt;I tried this method and it didn't work, But /sys/class/pwm is empty.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;please check and let me know the modification need to do for getting pwm2.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;P&gt;My modification is as follows:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;imx8qxp.dtsi:&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; pwm2: pwm@5d020000 {&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;0x0 0x5d020000 0 0x10000&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clock-names = "ipg", "per";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clocks = &amp;lt;&amp;amp;pwm2_lpcg 4&amp;gt;,&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&amp;amp;pwm2_lpcg 1&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clocks = &amp;lt;&amp;amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clock-rates = &amp;lt;24000000&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; power-domains = &amp;lt;&amp;amp;pd IMX_SC_R_PWM_2&amp;gt;; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; #pwm-cells = &amp;lt;2&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; status = "disabled";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; }; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;SPAN&gt;+&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Add the following content to the DTS file of our board&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;inside&amp;nbsp;&amp;amp;iomuxc {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;pinctrl_pwm2_d: pwm2d {&lt;/SPAN&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; fsl,pins = &amp;lt;IMX8QXP_UART1_RTS_B_LSIO_PWM2_OUT &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 0x60&amp;gt;;&lt;/DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;BR /&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;amp;pwm2 {&lt;/SPAN&gt;&lt;DIV&gt;pinctrl-names = "default";&lt;/DIV&gt;&lt;DIV&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_pwm2_d&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;#pwm-cells = &amp;lt;2&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;status = "okay";&lt;/DIV&gt;&lt;SPAN&gt;};&lt;BR /&gt;&lt;/SPAN&gt;&lt;/DIV&gt;</description>
    <pubDate>Tue, 07 Dec 2021 06:46:18 GMT</pubDate>
    <dc:creator>gtulsira</dc:creator>
    <dc:date>2021-12-07T06:46:18Z</dc:date>
    <item>
      <title>pwm2 node(dts)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/pwm2-node-dts/m-p/1382415#M184050</link>
      <description>&lt;DIV&gt;I tried this method and it didn't work, But /sys/class/pwm is empty.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;please check and let me know the modification need to do for getting pwm2.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;P&gt;My modification is as follows:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;imx8qxp.dtsi:&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; pwm2: pwm@5d020000 {&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; reg = &amp;lt;0x0 0x5d020000 0 0x10000&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clock-names = "ipg", "per";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; clocks = &amp;lt;&amp;amp;pwm2_lpcg 4&amp;gt;,&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;lt;&amp;amp;pwm2_lpcg 1&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clocks = &amp;lt;&amp;amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; assigned-clock-rates = &amp;lt;24000000&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; power-domains = &amp;lt;&amp;amp;pd IMX_SC_R_PWM_2&amp;gt;; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; #pwm-cells = &amp;lt;2&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; status = "disabled";&lt;/DIV&gt;&lt;DIV&gt;+ &amp;nbsp; &amp;nbsp; &amp;nbsp; }; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;SPAN&gt;+&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Add the following content to the DTS file of our board&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;inside&amp;nbsp;&amp;amp;iomuxc {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;pinctrl_pwm2_d: pwm2d {&lt;/SPAN&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; fsl,pins = &amp;lt;IMX8QXP_UART1_RTS_B_LSIO_PWM2_OUT &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 0x60&amp;gt;;&lt;/DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; };&lt;BR /&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;amp;pwm2 {&lt;/SPAN&gt;&lt;DIV&gt;pinctrl-names = "default";&lt;/DIV&gt;&lt;DIV&gt;pinctrl-0 = &amp;lt;&amp;amp;pinctrl_pwm2_d&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;#pwm-cells = &amp;lt;2&amp;gt;;&lt;/DIV&gt;&lt;DIV&gt;status = "okay";&lt;/DIV&gt;&lt;SPAN&gt;};&lt;BR /&gt;&lt;/SPAN&gt;&lt;/DIV&gt;</description>
      <pubDate>Tue, 07 Dec 2021 06:46:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/pwm2-node-dts/m-p/1382415#M184050</guid>
      <dc:creator>gtulsira</dc:creator>
      <dc:date>2021-12-07T06:46:18Z</dc:date>
    </item>
    <item>
      <title>Re: pwm2 node(dts)</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/pwm2-node-dts/m-p/1382489#M184058</link>
      <description>&lt;P&gt;Hi ABHISHEK&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;for pwm2 example one can look on&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Yocto-3-0-imx8qxp-support-pwm2/m-p/1329148#M179046" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Yocto-3-0-imx8qxp-support-pwm2/m-p/1329148#M179046&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Tue, 07 Dec 2021 08:31:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/pwm2-node-dts/m-p/1382489#M184058</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-12-07T08:31:55Z</dc:date>
    </item>
  </channel>
</rss>

