<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic GPIO configuration in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/GPIO-configuration/m-p/1370894#M182995</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using a GPIO (input) to read data from an IC circuit.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Output pin on IC that I'm trying to read is an open drain output with internal pull-up resistor.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I'm wondering how I should configure my GPIO input pin.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;IOMUXC_SetPinMux(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0U);&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;IOMUXC_SetPinConfig(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0x??);&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ado&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 13 Nov 2021 08:11:56 GMT</pubDate>
    <dc:creator>adde_ado</dc:creator>
    <dc:date>2021-11-13T08:11:56Z</dc:date>
    <item>
      <title>GPIO configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/GPIO-configuration/m-p/1370894#M182995</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using a GPIO (input) to read data from an IC circuit.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Output pin on IC that I'm trying to read is an open drain output with internal pull-up resistor.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I'm wondering how I should configure my GPIO input pin.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;IOMUXC_SetPinMux(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0U);&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;IOMUXC_SetPinConfig(IOMUXC_SAI3_RXFS_GPIO4_IO28, 0x??);&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ado&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 13 Nov 2021 08:11:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/GPIO-configuration/m-p/1370894#M182995</guid>
      <dc:creator>adde_ado</dc:creator>
      <dc:date>2021-11-13T08:11:56Z</dc:date>
    </item>
    <item>
      <title>Re: GPIO configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/GPIO-configuration/m-p/1370950#M183006</link>
      <description>&lt;P&gt;Hi Adnan&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;for these settings one can look at sect.8.2 IOMUX Controller (IOMUXC)&lt;/P&gt;
&lt;P&gt;&lt;A id="relatedDocsClick_3" href="https://www.nxp.com/webapp/Download?colCode=IMX8MDQLQRM" target="_blank" rel="noopener"&gt;&lt;STRONG&gt;i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;sect.8.2.5.111 SW_MUX_CTL_PAD_SAI3_RXFS SW MUX Control Register&lt;BR /&gt;(IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS), sect.8.2.5.265 SW_PAD_CTL_PAD_SAI3_RXFS&lt;/P&gt;
&lt;P&gt;SW PAD Control Register (IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS)&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Sun, 14 Nov 2021 23:40:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/GPIO-configuration/m-p/1370950#M183006</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-11-14T23:40:53Z</dc:date>
    </item>
  </channel>
</rss>

