<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックIssue regarding the IMXRT1170 PIT timer and eDMA transfer</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Issue-regarding-the-IMXRT1170-PIT-timer-and-eDMA-transfer/m-p/1367665#M182731</link>
    <description>&lt;P&gt;&lt;BR /&gt;Board: MIMXRT1170-EVK&lt;BR /&gt;Core: M4&lt;BR /&gt;We are working on LPSPI_DMA with PIT timer for delay between transfer. We were not able to attain the required output by using the PIT 1 channel 1 using eDMA Channel 1.&lt;BR /&gt;We used peripherals for enabling the periodic trigger and we were not able to get the data transfer for SPI. Please give us a solution regarding the issue.&lt;/P&gt;</description>
    <pubDate>Mon, 08 Nov 2021 05:43:17 GMT</pubDate>
    <dc:creator>Sanjay1993</dc:creator>
    <dc:date>2021-11-08T05:43:17Z</dc:date>
    <item>
      <title>Issue regarding the IMXRT1170 PIT timer and eDMA transfer</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Issue-regarding-the-IMXRT1170-PIT-timer-and-eDMA-transfer/m-p/1367665#M182731</link>
      <description>&lt;P&gt;&lt;BR /&gt;Board: MIMXRT1170-EVK&lt;BR /&gt;Core: M4&lt;BR /&gt;We are working on LPSPI_DMA with PIT timer for delay between transfer. We were not able to attain the required output by using the PIT 1 channel 1 using eDMA Channel 1.&lt;BR /&gt;We used peripherals for enabling the periodic trigger and we were not able to get the data transfer for SPI. Please give us a solution regarding the issue.&lt;/P&gt;</description>
      <pubDate>Mon, 08 Nov 2021 05:43:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Issue-regarding-the-IMXRT1170-PIT-timer-and-eDMA-transfer/m-p/1367665#M182731</guid>
      <dc:creator>Sanjay1993</dc:creator>
      <dc:date>2021-11-08T05:43:17Z</dc:date>
    </item>
    <item>
      <title>Re: Issue regarding the IMXRT1170 PIT timer and eDMA transfer</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Issue-regarding-the-IMXRT1170-PIT-timer-and-eDMA-transfer/m-p/1368493#M182793</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/191058"&gt;@Sanjay1993&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;&amp;nbsp; Do you want to use the PIT to trigger the LPSPI data transfer, and LPSPI data transfer use the DMA right?&lt;/P&gt;
&lt;P&gt;&amp;nbsp; If yes, you can use the PIT generate the interrupt, then trigger the LPSPI transfer, then use the LPSPI DMA transfer.&lt;/P&gt;
&lt;P&gt;&amp;nbsp; About the code, you can refer to the SDK:&lt;/P&gt;
&lt;P&gt;\SDK_2_10_0_MIMXRT1170-EVK\boards\evkmimxrt1170\driver_examples\lpspi\edma_b2b_transfer&lt;/P&gt;
&lt;P&gt;SDK_2_10_0_MIMXRT1170-EVK\boards\evkmimxrt1170\driver_examples\pit\cm7&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Wish it helps you!&lt;/P&gt;
&lt;P&gt;If you still have questions about it please kindly let me know.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Kerry&lt;/P&gt;</description>
      <pubDate>Tue, 09 Nov 2021 10:17:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Issue-regarding-the-IMXRT1170-PIT-timer-and-eDMA-transfer/m-p/1368493#M182793</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2021-11-09T10:17:06Z</dc:date>
    </item>
  </channel>
</rss>

