<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: imx8qxp partitioning in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1354045#M181389</link>
    <description>&lt;P&gt;Hi Angelo&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt;Both are using same edma (2) module so i am supposingm, using dma, the above&lt;/P&gt;
&lt;P&gt;&amp;gt;partitioning is not possible. Could someone confirm this ?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;yes this is correct understanding.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
    <pubDate>Tue, 12 Oct 2021 08:31:13 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2021-10-12T08:31:13Z</dc:date>
    <item>
      <title>imx8qxp partitioning</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1353938#M181382</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;on imx8qxp i would need:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;ADMA LPSPI peripheral - 0,1, 2,3&amp;nbsp; to M4&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;and&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;ADMA LPUART peripherals 0, 2 to A side&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Both are using same edma (2) module so i am supposingm, using dma, the above partitioning is not possible.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Could someone confirm this ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks a lot&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;regards&lt;BR /&gt;&lt;/SPAN&gt;&lt;SPAN&gt;angelo&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 12 Oct 2021 06:34:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1353938#M181382</guid>
      <dc:creator>_angelo_</dc:creator>
      <dc:date>2021-10-12T06:34:10Z</dc:date>
    </item>
    <item>
      <title>Re: imx8qxp partitioning</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1354045#M181389</link>
      <description>&lt;P&gt;Hi Angelo&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt;Both are using same edma (2) module so i am supposingm, using dma, the above&lt;/P&gt;
&lt;P&gt;&amp;gt;partitioning is not possible. Could someone confirm this ?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;yes this is correct understanding.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Tue, 12 Oct 2021 08:31:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1354045#M181389</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-10-12T08:31:13Z</dc:date>
    </item>
    <item>
      <title>Re: imx8qxp partitioning</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1354085#M181394</link>
      <description>&lt;P&gt;Thanks !&lt;/P&gt;</description>
      <pubDate>Tue, 12 Oct 2021 08:50:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8qxp-partitioning/m-p/1354085#M181394</guid>
      <dc:creator>_angelo_</dc:creator>
      <dc:date>2021-10-12T08:50:15Z</dc:date>
    </item>
  </channel>
</rss>

