<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPDDR4 Training failed in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340502#M180126</link>
    <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are facing issue related to LPDDR4. We had successfully done bring-up of our custom board and were able to boot the processor initially in the internal boot mode. Then when we tried to flash the u-boot in serial mode, it was repeatedly flashing u-boot only. Below are the logs:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;U-Boot SPL 2019.04-lf-5.4.y_v2019.04+g228843c (Aug 10 2021 - 09:50:20 +0000) &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;PMIC: PFUZE100 ID=0x10 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: start DRAM init &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO:ddrphy calibration done &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: ddrmix config done &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Normal Boot &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Trying to boot from MMC1 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;"Synchronous Abort" handler, esr 0x96000061 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;elr: 00000000007e58f4 lr : 00000000007eb880 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x0 : 0000000000000000 x1 : 00000000000006f0 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x2 : 0000000000000779 x3 : 0000000042200000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x4 : 00000000007fdfc0 x5 : 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x6 : 00000000007fdfd0 x7 : 0000000042200090 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x8 : 0000000000000001 x9 : 0000000000000002 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x10: 0000000000000002 x11: 000000000000000b &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x12: 000000000000001f x13: 000000000001869f &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x14: 00000000009016e0 x15: 0000000000000021 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x16: 00000000007ebc5c x17: 00000000bf42d9ee &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x18: 0000000000185e30 x19: 0000000042200010 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x20: 0000000000000000 x21: 00000000007f4268 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x22: 00000000007f6e88 x23: 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x24: 00000000007f6e88 x25: 00000000deadbeef &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x26: 0000000000000005 x27: 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x28: 0000000000000000 x29: 0000000000185c60 &lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;EM&gt;Resetting CPU ... &lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;EM&gt;resetting ... &lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;After that we tried to boot in internal boot mode, and we were facing DDR training failed prints continuously and resetting the MCU. Following are the logs:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;EM&gt;U-Boot SPL 2019.04-lf-5.4.y_v2019.04+g228843c (Nov 10 2020 - 13:15:35 +0000)&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;PMIC: PFUZE100 ID=0x10&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: start DRAM init&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO:ddrphy calibration done&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: ddrmix config done&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Normal Boot&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Trying to boot from USB SDP&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;"Synchronous Abort" handler, esr 0x96000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;elr: 00000000007e5034 lr : 00000000007e5ad8&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x0 : 0000000042200010 x1 : 3f99ddbcff7d8fbc&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x2 : d700dfbe3600cf31 x3 : 0000000042200000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x4 : 00000000007fc308 x5 : 3f99ddbd419d8fbc&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x6 : 0000000000000001 x7 : 0000000042200440&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x8 : 0000000000185d28 x9 : 0000000000000002&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x10: 00000000ffffffd0 x11: 0000000000000010&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x12: 0000000000000006 x13: 000000000001869f&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x14: 00000000303100f0 x15: 0000000000000021&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x16: 00000000007eb2f0 x17: 0000000000000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x18: 0000000000185e30 x19: 0000000000000040&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x20: 0000000042200030 x21: 0000000042200030&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x22: 00000000000003d0 x23: 00000000007f3f2e&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x24: 00000000007f3f16 x25: 00000000deadbeef&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x26: 0000000000000005 x27: 0000000000000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x28: 00000000000000f0 x29: 0000000000185c90&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Resetting CPU ...&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;resetting ...&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please help us out to resolve this issue??&lt;/P&gt;</description>
    <pubDate>Wed, 15 Sep 2021 09:52:29 GMT</pubDate>
    <dc:creator>sahilnayak</dc:creator>
    <dc:date>2021-09-15T09:52:29Z</dc:date>
    <item>
      <title>LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340502#M180126</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;We are facing issue related to LPDDR4. We had successfully done bring-up of our custom board and were able to boot the processor initially in the internal boot mode. Then when we tried to flash the u-boot in serial mode, it was repeatedly flashing u-boot only. Below are the logs:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;U-Boot SPL 2019.04-lf-5.4.y_v2019.04+g228843c (Aug 10 2021 - 09:50:20 +0000) &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;PMIC: PFUZE100 ID=0x10 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: start DRAM init &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO:ddrphy calibration done &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: ddrmix config done &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Normal Boot &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Trying to boot from MMC1 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;"Synchronous Abort" handler, esr 0x96000061 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;elr: 00000000007e58f4 lr : 00000000007eb880 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x0 : 0000000000000000 x1 : 00000000000006f0 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x2 : 0000000000000779 x3 : 0000000042200000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x4 : 00000000007fdfc0 x5 : 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x6 : 00000000007fdfd0 x7 : 0000000042200090 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x8 : 0000000000000001 x9 : 0000000000000002 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x10: 0000000000000002 x11: 000000000000000b &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x12: 000000000000001f x13: 000000000001869f &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x14: 00000000009016e0 x15: 0000000000000021 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x16: 00000000007ebc5c x17: 00000000bf42d9ee &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x18: 0000000000185e30 x19: 0000000042200010 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x20: 0000000000000000 x21: 00000000007f4268 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x22: 00000000007f6e88 x23: 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x24: 00000000007f6e88 x25: 00000000deadbeef &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x26: 0000000000000005 x27: 0000000000000000 &lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x28: 0000000000000000 x29: 0000000000185c60 &lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;EM&gt;Resetting CPU ... &lt;/EM&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;EM&gt;resetting ... &lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;After that we tried to boot in internal boot mode, and we were facing DDR training failed prints continuously and resetting the MCU. Following are the logs:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;EM&gt;U-Boot SPL 2019.04-lf-5.4.y_v2019.04+g228843c (Nov 10 2020 - 13:15:35 +0000)&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;PMIC: PFUZE100 ID=0x10&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: start DRAM init&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Training FAILED&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO:ddrphy calibration done&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;DDRINFO: ddrmix config done&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Normal Boot&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Trying to boot from USB SDP&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;"Synchronous Abort" handler, esr 0x96000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;elr: 00000000007e5034 lr : 00000000007e5ad8&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x0 : 0000000042200010 x1 : 3f99ddbcff7d8fbc&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x2 : d700dfbe3600cf31 x3 : 0000000042200000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x4 : 00000000007fc308 x5 : 3f99ddbd419d8fbc&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x6 : 0000000000000001 x7 : 0000000042200440&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x8 : 0000000000185d28 x9 : 0000000000000002&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x10: 00000000ffffffd0 x11: 0000000000000010&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x12: 0000000000000006 x13: 000000000001869f&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x14: 00000000303100f0 x15: 0000000000000021&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x16: 00000000007eb2f0 x17: 0000000000000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x18: 0000000000185e30 x19: 0000000000000040&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x20: 0000000042200030 x21: 0000000042200030&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x22: 00000000000003d0 x23: 00000000007f3f2e&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x24: 00000000007f3f16 x25: 00000000deadbeef&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x26: 0000000000000005 x27: 0000000000000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;x28: 00000000000000f0 x29: 0000000000185c90&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Resetting CPU ...&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;resetting ...&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please help us out to resolve this issue??&lt;/P&gt;</description>
      <pubDate>Wed, 15 Sep 2021 09:52:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340502#M180126</guid>
      <dc:creator>sahilnayak</dc:creator>
      <dc:date>2021-09-15T09:52:29Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340553#M180137</link>
      <description>&lt;P&gt;Hi Sahil&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;for this issue may be recommended to run ddr test (use latest RPA tool) and update image&lt;/P&gt;
&lt;P&gt;as described in "MSCALE_DDR_Tool_User_Guide" provided on that link&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8M-Family-DDR-Tool-Release/ta-p/1104467" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX-8M-Family-DDR-Tool-Release/ta-p/1104467&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Also recommended to use latest Linux 5.10.35_2.0.0 :&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab" target="_blank"&gt;https://www.nxp.com/design/software/embedded-software/i-mx-software/embedded-linux-for-i-mx-applications-processors:IMXLINUX?tab=In-Depth_Tab&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 15 Sep 2021 10:54:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340553#M180137</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-09-15T10:54:51Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340575#M180142</link>
      <description>&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;Thanks for your response.&lt;/P&gt;&lt;P&gt;We have already tried with latest version of RPA tool. Still we are getting the same result.&lt;/P&gt;</description>
      <pubDate>Wed, 15 Sep 2021 11:57:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340575#M180142</guid>
      <dc:creator>sahilnayak</dc:creator>
      <dc:date>2021-09-15T11:57:03Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340664#M180152</link>
      <description>&lt;P&gt;had you implemented image changes described in "MSCALE_DDR_Tool_User_Guide"&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 15 Sep 2021 14:08:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1340664#M180152</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-09-15T14:08:30Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1341429#M180222</link>
      <description>&lt;P&gt;Yes, we implemented the image changes as described in "MSCALE_DDR_Tool_User_Guide"&lt;/P&gt;</description>
      <pubDate>Thu, 16 Sep 2021 08:46:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1341429#M180222</guid>
      <dc:creator>sahilnayak</dc:creator>
      <dc:date>2021-09-16T08:46:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPDDR4 Training failed</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1361222#M182108</link>
      <description>&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;We have new batch of boards available with us.&lt;/P&gt;&lt;P&gt;We are facing the same issue of TRAINING FAILED in the new boards as well when we try to flash the processor in Serial Download mode.&lt;/P&gt;</description>
      <pubDate>Tue, 26 Oct 2021 04:14:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/LPDDR4-Training-failed/m-p/1361222#M182108</guid>
      <dc:creator>sahilnayak</dc:creator>
      <dc:date>2021-10-26T04:14:17Z</dc:date>
    </item>
  </channel>
</rss>

