<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Using 2nd LAN port in board design in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336796#M179770</link>
    <description>&lt;P&gt;Hi，&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;Before answering your question, can you tell me which RT MCU do you use?&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
    <pubDate>Wed, 08 Sep 2021 10:21:04 GMT</pubDate>
    <dc:creator>jeremyzhou</dc:creator>
    <dc:date>2021-09-08T10:21:04Z</dc:date>
    <item>
      <title>Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336339#M179714</link>
      <description>&lt;P&gt;Am attempting to use 2nd mac on processor to provide 2 lan ports on a new design.&amp;nbsp; I cannot find any information in the reference guide to where the RMII signals for the 2nd MAC interface are connected.&amp;nbsp; eg. where is ENET2_RX_DATAx connected to GPIO pin?&amp;nbsp; Perhaps someone can point me to this information.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 00:23:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336339#M179714</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2021-09-08T00:23:16Z</dc:date>
    </item>
    <item>
      <title>Re: Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336796#M179770</link>
      <description>&lt;P&gt;Hi，&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;Before answering your question, can you tell me which RT MCU do you use?&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 10:21:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336796#M179770</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2021-09-08T10:21:04Z</dc:date>
    </item>
    <item>
      <title>Re: Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336845#M179779</link>
      <description>&lt;P&gt;MIMXRT1062DVL6B&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 11:58:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1336845#M179779</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2021-09-08T11:58:04Z</dc:date>
    </item>
    <item>
      <title>Re: Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337175#M179797</link>
      <description>&lt;P&gt;I also noted that on the MIMXRT1060 EVK schematic, it has the phy CRS pin tied to pin C13 on the proc.&amp;nbsp; Is this supposed to be tied to G13 on the proc since that is defined to be the CRS pin?&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 21:36:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337175#M179797</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2021-09-08T21:36:14Z</dc:date>
    </item>
    <item>
      <title>Re: Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337351#M179810</link>
      <description>&lt;P&gt;One other question on this interface, RMII defines that MDIO, MDC, and REF_CLK can be shared.&amp;nbsp; I note that ENET2_MDC, ENET2_MDIO, and ENET2_TXCLK are defined along with ENET versions.&amp;nbsp; These are not shared?&lt;/P&gt;</description>
      <pubDate>Thu, 09 Sep 2021 03:46:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337351#M179810</guid>
      <dc:creator>jautry</dc:creator>
      <dc:date>2021-09-09T03:46:05Z</dc:date>
    </item>
    <item>
      <title>Re: Using 2nd LAN port in board design</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337531#M179820</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;Thanks for your reply.&lt;BR /&gt;1) These are not shared?&lt;BR /&gt;-- No.&lt;BR /&gt;2) Where is ENET2_RX_DATAx connected to GPIO pin? &lt;BR /&gt;-- Please refer to Table 10-1. Muxing Options in the RM.&lt;BR /&gt;3) Is this supposed to be tied to G13 on the proc since that is defined to be the CRS pin?&lt;BR /&gt;-- No.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Thu, 09 Sep 2021 07:53:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Using-2nd-LAN-port-in-board-design/m-p/1337531#M179820</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2021-09-09T07:53:50Z</dc:date>
    </item>
  </channel>
</rss>

