<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: linux interrupt time</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336652#M179751</link>
    <description>&lt;P&gt;Hi，&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066" target="_self"&gt;&lt;SPAN class=""&gt;igorpadykov&lt;/SPAN&gt;&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can rt patches make the interruption time stable? I tested it and found that it is not as good as not adding it. We are using pin input interrupt, does fiq support it? Our m4 can only open one interrupt, so no other interrupts can be used.&lt;/P&gt;</description>
    <pubDate>Wed, 08 Sep 2021 07:44:56 GMT</pubDate>
    <dc:creator>2548903578</dc:creator>
    <dc:date>2021-09-08T07:44:56Z</dc:date>
    <item>
      <title>linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336371#M179720</link>
      <description>&lt;P&gt;Hi,everyone&lt;/P&gt;&lt;P&gt;&amp;nbsp; When I use imx6sx to configure the interrupt, the external will trigger an interrupt every 20ms, but the interrupt is not entered immediately after the interrupt is triggered, and there will be a certain delay. This delay time is about 10us. The problem now is that it is okay if the delay is 10us each time, but I found that the time of each entry interrupt is not fixed, sometimes it is long and sometimes short. There will be a certain error in this way. Does anyone know how to solve this problem? We are expecting a reply.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 01:27:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336371#M179720</guid>
      <dc:creator>2548903578</dc:creator>
      <dc:date>2021-09-08T01:27:51Z</dc:date>
    </item>
    <item>
      <title>Re: linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336443#M179730</link>
      <description>&lt;P&gt;I played the rt package and still the same situation.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 03:16:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336443#M179730</guid>
      <dc:creator>2548903578</dc:creator>
      <dc:date>2021-09-08T03:16:14Z</dc:date>
    </item>
    <item>
      <title>Re: linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336640#M179748</link>
      <description>&lt;P&gt;Hi zxs&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;one can try fiq or rt patches or process interrupt on m4&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-AVB-Demo-Implementation/ta-p/1127045" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-AVB-Demo-Implementation/ta-p/1127045&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/How-to-port-RTLinux-on-iMX6-board/td-p/380941" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/i-MX-Processors/How-to-port-RTLinux-on-iMX6-board/td-p/380941&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;or "Real-Time Edge Software"&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/design/software/development-software/real-time-edge-software:REALTIME-EDGE-SOFTWARE" target="_blank"&gt;https://www.nxp.com/design/software/development-software/real-time-edge-software:REALTIME-EDGE-SOFTWARE&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 07:41:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336640#M179748</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-09-08T07:41:44Z</dc:date>
    </item>
    <item>
      <title>Re: linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336652#M179751</link>
      <description>&lt;P&gt;Hi，&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066" target="_self"&gt;&lt;SPAN class=""&gt;igorpadykov&lt;/SPAN&gt;&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can rt patches make the interruption time stable? I tested it and found that it is not as good as not adding it. We are using pin input interrupt, does fiq support it? Our m4 can only open one interrupt, so no other interrupts can be used.&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 07:44:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336652#M179751</guid>
      <dc:creator>2548903578</dc:creator>
      <dc:date>2021-09-08T07:44:56Z</dc:date>
    </item>
    <item>
      <title>Re: linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336674#M179753</link>
      <description>&lt;P&gt;Hi,&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/37066" target="_self"&gt;&lt;SPAN class=""&gt;igorpadykov&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;&amp;nbsp;Real-Time Edge Software does not support imx6sx platform, only imx6ull.&lt;/SPAN&gt;&lt;/P&gt;&lt;DIV class="iw_component"&gt;&lt;DIV class="collapse-mobile"&gt;&lt;DIV class="pHB_bullet dtmcustomrulelink"&gt;&lt;UL&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1046a-and-1026a-processors:LS1046A" target="_blank" rel="noopener"&gt;LS1046A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1046A and 1026A Processors&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6ull-single-core-processor-with-arm-cortex-a7-core:i.MX6ULL" target="_blank" rel="noopener"&gt;i.MX6ULL&lt;/A&gt;: i.MX 6ULL Single-Core Processor with Arm®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;Cortex®-A7 Core&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1028a-applications-processor:LS1028A" target="_blank" rel="noopener"&gt;LS1028A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1028A Applications Processor&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-8-processors/i-mx-8m-mini-arm-cortex-a53-cortex-m4-audio-voice-video:i.MX8MMINI" target="_blank" rel="noopener"&gt;i.MX8MMINI&lt;/A&gt;: i.MX 8M Mini - Arm®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;Cortex®-A53, Cortex-M4, Audio, Voice, Video&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-lx2160a-lx2120a-lx2080a-processors:LX2160A" target="_blank" rel="noopener"&gt;LX2160A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;LX2160A, LX2120A, LX2080A Processors&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1043a-and-1023a-processors:LS1043A" target="_blank" rel="noopener"&gt;LS1043A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1043A and 1023A Processors&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-8-processors/i-mx-8m-plus-arm-cortex-a53-machine-learning-vision-multimedia-and-industrial-iot:IMX8MPLUS" target="_blank" rel="noopener"&gt;IMX8MPLUS&lt;/A&gt;: i.MX 8M Plus – Arm®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;Cortex®-A53, Machine Learning, Vision, Multimedia and Industrial IoT&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1021a-dual-core-processor-with-lcd-controller:LS1021A" target="_blank" rel="noopener"&gt;LS1021A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1021A Dual-Core Processor with LCD Controller&lt;/LI&gt;&lt;LI&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1012a-low-power-processor:LS1012A" target="_blank" rel="noopener"&gt;LS1012A&lt;/A&gt;: Layerscape®&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;1012A Low Power Processor&lt;/LI&gt;&lt;/UL&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV class="row iw_row"&gt;&amp;nbsp;&lt;/DIV&gt;</description>
      <pubDate>Wed, 08 Sep 2021 08:02:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336674#M179753</guid>
      <dc:creator>2548903578</dc:creator>
      <dc:date>2021-09-08T08:02:27Z</dc:date>
    </item>
    <item>
      <title>Re: linux interrupt time</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336699#M179756</link>
      <description>&lt;P&gt;you can port it yourself using i.MX6ULL as example.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 08:19:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/linux-interrupt-time/m-p/1336699#M179756</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-09-08T08:19:16Z</dc:date>
    </item>
  </channel>
</rss>

