<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: RT1170 EVK FSL ROM API</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334221#M179513</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/60336"&gt;@kerryzhou&lt;/a&gt;, thanks for the reply.&lt;/P&gt;&lt;P&gt;Yes, you should be able to reproduce using the EVK &amp;amp; SDK demo with just the following change:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_0-1630594176762.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154974i8E85C116C2E09D1A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_0-1630594176762.png" alt="mjosborne1_0-1630594176762.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_1-1630594564620.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154977i5373B290CFE8576B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_1-1630594564620.png" alt="mjosborne1_1-1630594564620.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;When using this configuration, ROM_FLEXSPI_NorFlash_GetConfig() fails:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_2-1630594685607.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154978i39463B11182D3566/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_2-1630594685607.png" alt="mjosborne1_2-1630594685607.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Thanks for checking this out!&lt;/P&gt;</description>
    <pubDate>Thu, 02 Sep 2021 15:06:52 GMT</pubDate>
    <dc:creator>mjosborne1</dc:creator>
    <dc:date>2021-09-02T15:06:52Z</dc:date>
    <item>
      <title>RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1333559#M179463</link>
      <description>&lt;P&gt;Hi there,&lt;/P&gt;&lt;P&gt;just looking at the RT1170 EVK FSL ROM API CM7 Example... MCUXpresso 11.4, SDK 2.10&lt;/P&gt;&lt;P&gt;Built and debugged the project fine; it was able to successfully identify and erase/program the NOR Flash.&lt;/P&gt;&lt;P&gt;I'm creating a bootloader and am looking at this as the starting point; I was hoping to execute out of ITCM, to ensure that there are no issues accessing NOR (XIP) while it is being programmed.&lt;/P&gt;&lt;P&gt;I made a couple minor changes to the project: in the linker options I specified "Plain load image" with SRAM_ITC_cm7; I removed OCRAM1 region from memory configuration since it overlaps with the ROM memory.&lt;/P&gt;&lt;P&gt;After this change, I can build and debug the project, and code is placed in ITCM correctly; however, the ROM_FLEXSPI_NorFlash_x() functions now fail with&amp;nbsp;kStatus_InvalidArgument.&lt;/P&gt;&lt;P&gt;Unfortunately I can't step through the ROM code to figure out what's wrong...&lt;/P&gt;&lt;P&gt;Thought that it might be something to do with the FLEXSPI clock (serial_nor_config_option_t max_freq), but was wondering if anyone knew off the top of their head?&lt;/P&gt;&lt;P&gt;My assumption is that since the code was loaded from NOR to SRAM by ROM the FLEXSPI is set up correctly, but maybe detecting that the load/exec addresses aren't the same is bypassing this?&lt;/P&gt;&lt;P&gt;Thanks for the help,&lt;/P&gt;&lt;P&gt;Matt&lt;/P&gt;</description>
      <pubDate>Wed, 01 Sep 2021 21:43:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1333559#M179463</guid>
      <dc:creator>mjosborne1</dc:creator>
      <dc:date>2021-09-01T21:43:44Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334004#M179497</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/73829"&gt;@mjosborne1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp;The original SDK ROM API mainly use the flash and DTCM.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_0-1630573524641.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154927iFC2E95ECB6F23942/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_0-1630573524641.png" alt="kerryzhou_0-1630573524641.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;What's your&amp;nbsp;&lt;SPAN&gt;ROM_FLEXSPI_NorFlash_x is, do you mean x is related read, erase, etc?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;In fact, you also can use the OCRAM, just don't use the ROM related OCRAM.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_1-1630573644183.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154928iCA82FDBEFFF4BE49/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_1-1630573644183.png" alt="kerryzhou_1-1630573644183.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;About your modified code, do you still use the flexspi_romapi.c, just modify the linker?&lt;/P&gt;
&lt;P&gt;Please tell me the detail reproduction steps, then I can help you to check it.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;kerry&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 02 Sep 2021 09:11:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334004#M179497</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2021-09-02T09:11:41Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334221#M179513</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/60336"&gt;@kerryzhou&lt;/a&gt;, thanks for the reply.&lt;/P&gt;&lt;P&gt;Yes, you should be able to reproduce using the EVK &amp;amp; SDK demo with just the following change:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_0-1630594176762.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154974i8E85C116C2E09D1A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_0-1630594176762.png" alt="mjosborne1_0-1630594176762.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_1-1630594564620.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154977i5373B290CFE8576B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_1-1630594564620.png" alt="mjosborne1_1-1630594564620.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;When using this configuration, ROM_FLEXSPI_NorFlash_GetConfig() fails:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_2-1630594685607.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/154978i39463B11182D3566/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_2-1630594685607.png" alt="mjosborne1_2-1630594685607.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Thanks for checking this out!&lt;/P&gt;</description>
      <pubDate>Thu, 02 Sep 2021 15:06:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334221#M179513</guid>
      <dc:creator>mjosborne1</dc:creator>
      <dc:date>2021-09-02T15:06:52Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334474#M179530</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/73829"&gt;@mjosborne1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp;Thanks for your information, I know why you meet issues now.&lt;/P&gt;
&lt;P&gt;&amp;nbsp; As your used item: plain load image, it is not for RT, it is for the LPC series.&lt;/P&gt;
&lt;P&gt;Please check the IDE install path document:&lt;/P&gt;
&lt;P&gt;C:\nxp\MCUXpressoIDE_11.4.0_6157_prc1\MCUXpresso_IDE_User_Guide.pdf&lt;/P&gt;
&lt;P&gt;page 189, chpater&amp;nbsp;17.8.4 Plain Load Image.&lt;/P&gt;
&lt;P&gt;You will find it is desiged for the LPC540XX series, not for RT.&lt;/P&gt;
&lt;P&gt;RT 1170 and LPC are totally different.&lt;/P&gt;
&lt;P&gt;Now, if you want to run the code in the ITCM, please follow me, it will be success, and I have tested it on my side.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_0-1630638042513.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155022i7216F11F0F809709/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_0-1630638042513.png" alt="kerryzhou_0-1630638042513.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_1-1630638069734.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155023i2B40FB7EC78F7272/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_1-1630638069734.png" alt="kerryzhou_1-1630638069734.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_2-1630638090540.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155024iB841EFF2A4152A13/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_2-1630638090540.png" alt="kerryzhou_2-1630638090540.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_3-1630638102384.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155025i4C10784AB9CE0AF2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_3-1630638102384.png" alt="kerryzhou_3-1630638102384.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_4-1630638123925.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155026i1300EE528F80563B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_4-1630638123925.png" alt="kerryzhou_4-1630638123925.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Now, if you want to run this ITCM code and boot from flash, you just need to generate the .s19 file, then use the MCUbootUtility tool to download to the external flash.&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/JayHeng/NXP-MCUBootUtility/archive/refs/tags/v3.3.1.zip" target="_blank"&gt;https://github.com/JayHeng/NXP-MCUBootUtility/archive/refs/tags/v3.3.1.zip&lt;/A&gt;&lt;BR /&gt;the related user manual is:&lt;BR /&gt;&lt;A href="https://github.com/JayHeng/NXP-MCUBootUtility" target="_blank"&gt;https://github.com/JayHeng/NXP-MCUBootUtility&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Please note, RT series is the cross-over MCU, so the boot is different.&lt;/P&gt;
&lt;P&gt;If you still have questions about it, please kindly let me know.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Kerry&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 03 Sep 2021 03:04:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1334474#M179530</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2021-09-03T03:04:07Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1336307#M179706</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hi&amp;nbsp;&lt;/SPAN&gt;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/60336" target="_blank" rel="noopener"&gt;@kerryzhou&lt;/A&gt;&lt;SPAN&gt;, thanks for the info.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;I was able to get the example running from ITCM when using the "Link application to RAM" option instead of the "Plain load image" option.&lt;/P&gt;&lt;P&gt;I do have the part set correctly for the i.mx rt1170 dev (MIMXRT1176xxxxx in the MCUXpresso MCU Settings), and the "Plain load image" option is always available for me even though I'm not using an LPCx.&lt;/P&gt;&lt;P&gt;So I just need to generate the boot headers for the RAM image at this point;&amp;nbsp;I downloaded the MCU Boot Utility you linked and followed along with the user manual.&lt;/P&gt;&lt;P&gt;I set&amp;nbsp;&lt;SPAN&gt;XIP_BOOT_HEADER_ENABLE&amp;nbsp;= 0, even though "Link application to RAM" is specified and there is no boot header in the image.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I deselected "Manage linker script" and added the following vector table offset as suggested:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_4-1631050809203.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155379i0202ED056C2CC789/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_4-1631050809203.png" alt="mjosborne1_4-1631050809203.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I configured the target as follows:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_0-1631049433759.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155372iAD0F4D76F6BC6E21/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_0-1631049433759.png" alt="mjosborne1_0-1631049433759.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Boot Device Configuration:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_1-1631049505916.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155373i2D0E94E274B2DE5A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_1-1631049505916.png" alt="mjosborne1_1-1631049505916.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;DCD Configuration (none, just using internal SRAM):&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_2-1631049572038.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155374iBE579F862CF764C8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_2-1631049572038.png" alt="mjosborne1_2-1631049572038.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I also set the IVT Entry Type:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_3-1631049741899.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155375i9BA13FC2A2433026/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_3-1631049741899.png" alt="mjosborne1_3-1631049741899.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I connected to the EVK and selected the MCUXpresso output file; when I select "Generate Unsigned Bootable Image" I get the following error:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="mjosborne1_5-1631051076335.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155382iDE91B22A86296EE1/image-size/medium?v=v2&amp;amp;px=400" role="button" title="mjosborne1_5-1631051076335.png" alt="mjosborne1_5-1631051076335.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;I tried to change the Tools -&amp;gt; IVT Entry Type to be "Reset Handler" and "Vector Table" but the result is the same.&lt;/P&gt;&lt;P&gt;In all cases I tried the resulting srec does not have any boot headers added.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can you please try to reproduce this problem or point me to a procedure for this part/IDE/project?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I'm now trying to just add the initial XIP project boot headers manually to the RAM linked image; changing the entry point and boot data, but haven't had any luck yet...&amp;nbsp;&lt;/P&gt;&lt;P&gt;Just to confirm:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;IVT "entry" value is the ResetHandler address in ITCM (0x0000_24E9)&lt;/LI&gt;&lt;LI&gt;Boot data "start" value is the address of the start of ITCM (0x0000_0000)&lt;/LI&gt;&lt;LI&gt;Boot data "length" value is the length of ITCM (0x0004_0000)&lt;/LI&gt;&lt;LI&gt;RAM application is linked in ITCM at offset 0x0000_2000&lt;UL&gt;&lt;LI&gt;I chose 0x2000 instead of 0x3000 as the offset.&lt;UL&gt;&lt;LI&gt;Why is this offset needed?&lt;UL&gt;&lt;LI&gt;My guess is that ROM copies the entire image from NOR into ITCM, including the boot headers, and the execute address would be wrong without it?&lt;/LI&gt;&lt;LI&gt;Is there a way to eliminate this offset using the IVT/boot params (maybe IVT "self")?&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;I've attached this binary image; it looks ok to me but won't boot.&lt;/P&gt;&lt;P&gt;Thanks again for the help!&lt;/P&gt;</description>
      <pubDate>Wed, 08 Sep 2021 02:17:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1336307#M179706</guid>
      <dc:creator>mjosborne1</dc:creator>
      <dc:date>2021-09-08T02:17:28Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1337528#M179819</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/73829"&gt;@mjosborne1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp;If you want to run the code in the internal RAM, you don't need to generate the FCB, as the tool blhost in MCUbootUtility will help you to burn the FCB to the flash. Your provided RAM image don't need the FCB directly, FCB is used to configure the flexSPI interface to connect the external flash.&lt;/P&gt;
&lt;P&gt;&amp;nbsp; So, when you generate the code, you can use:&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;set&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN&gt;XIP_BOOT_HEADER_ENABLE&amp;nbsp;= 0,&amp;nbsp; "Link application to RAM" is specified and there is no boot header in the image. This is correct.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp;Then when you want to use the MCUBootUtility tool to download the code, you can use your RAM none FCB code directly, I suggest you use the .s19, as that always contains the address information.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp; You can try none FCB RAM app attach to the MCUBootUtility tool download it again, that code will download to the external flash, and add the FCB automatically, then copy to the internal RAM to run it.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp; If you still have issues, just kindly let me know.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&amp;nbsp; Don't&amp;nbsp;&amp;nbsp;check "Plain load image" option.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Wish it helps you!&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;kerry&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 09 Sep 2021 07:53:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1337528#M179819</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2021-09-09T07:53:03Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1338545#M179925</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hi&amp;nbsp;&lt;/SPAN&gt;&lt;A href="https://community.nxp.com/t5/user/viewprofilepage/user-id/60336" target="_blank" rel="noopener"&gt;@kerryzhou&lt;/A&gt;&lt;SPAN&gt;, thanks for the reply.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Yes, I understand that the RAM image built when specifying "Link Application to RAM" does not include any boot headers (FCB, IVT, Boot data) or the DCD; and that FCB is used to configure the FlexSPI interface.&lt;/P&gt;&lt;P&gt;I am still not able to get this to work using the MCU Boot Utility; I generated an S19 (I was using the .axf when using the "Image Generation Sequence" tab) and I still get the same error.&amp;nbsp; I also tried the "Boot Device Memory" tab with the S19, and this also didn't work.&lt;/P&gt;&lt;P&gt;Were you able to use MCU Boot Utility to add headers and Flash the image that was linked to run from ITCM?&lt;/P&gt;&lt;P&gt;Can you please provide steps to do this?&lt;/P&gt;&lt;P&gt;Can you also please confirm the behaviour of the ROM bootloader with respect to the offset (i.e. the RAM app needs to be linked so that the execute address matches the load address offset in NOR)?&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;Matt&lt;/P&gt;</description>
      <pubDate>Fri, 10 Sep 2021 17:40:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1338545#M179925</guid>
      <dc:creator>mjosborne1</dc:creator>
      <dc:date>2021-09-10T17:40:38Z</dc:date>
    </item>
    <item>
      <title>Re: RT1170 EVK FSL ROM API</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1338736#M179953</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/73829"&gt;@mjosborne1&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;&amp;nbsp; &amp;nbsp;Please try the MCUbootUtility attached ITCM code, it is in this folder:&lt;/P&gt;
&lt;P&gt;NXP-MCUBootUtility-3.3.1\apps\NXP_MIMXRT1170-EVK_Rev.A\cm7led_blinky_0x0000a000.srec&lt;/P&gt;
&lt;P&gt;You can download this ITCM code to the flash, and test your board, whether the LED is blinking or not? If it is blinking, seems your side image still have issues.&lt;/P&gt;
&lt;P&gt;&amp;nbsp; Now, do you want to use the fsl rom code and run it in the internal RAM, and boot from external flash, right?&lt;/P&gt;
&lt;P&gt;SDK_2_10_0_MIMXRT1170-EVK\boards\evkmimxrt1170\driver_examples\fsl_romapi\cm7&lt;/P&gt;
&lt;P&gt;Please help to test&amp;nbsp;cm7led_blinky_0x0000a000.srec on your side at first, if that works on your side, just the fsl_romap can't work please tell me, I will help to test it.&lt;/P&gt;
&lt;P&gt;Please also note, you need to modify the memory offset to at least 0x2000.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="kerryzhou_0-1631501556740.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155800i207795180BC75473/image-size/medium?v=v2&amp;amp;px=400" role="button" title="kerryzhou_0-1631501556740.png" alt="kerryzhou_0-1631501556740.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Then try it again, if still have issues, let me know.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Kerry&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 13 Sep 2021 02:52:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RT1170-EVK-FSL-ROM-API/m-p/1338736#M179953</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2021-09-13T02:52:56Z</dc:date>
    </item>
  </channel>
</rss>

