<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: question on iMX8MN eMMC boot via eFuse</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1326805#M178812</link>
    <description>&lt;P&gt;Hi Aldo,&lt;/P&gt;&lt;P&gt;I tried what would happen if I set the BT_FUSE_SEL fuse. Then, indeed when using BOOT_MODE pin strapping 0b0000, the iMX boots from eMMC as expected.&lt;/P&gt;&lt;P&gt;Fuse readback now gives:&lt;/P&gt;&lt;P&gt;&lt;FONT face="courier new,courier"&gt;fuse read 1 3&lt;/FONT&gt;&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;Reading bank 1:&lt;/FONT&gt;&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;Word 0x00000003: 18002a00&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT face="arial,helvetica,sans-serif"&gt;However, when I now go back to BOOT_MODE pin strapping 0b1000, I see that the iMX is booting from eCSPI again, even though BT_FUSE_SEL is blown.&lt;BR /&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;Does that not contradict this section from table 6.30 from the RM?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Capture.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/153555iB467AB610E458604/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Capture.PNG" alt="Capture.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Because from this table, I thought with BT_FUSE_SEL blown, the external BOOT_MODE pins would be ignored and the fused settings would be used.&lt;/P&gt;&lt;P&gt;This figure is also the reason I thought BOOT_MODE_PINS 0b0000 would be enough to start a fused boot, even without BT_FUSE_SEL blown.&lt;/P&gt;</description>
    <pubDate>Fri, 20 Aug 2021 08:32:31 GMT</pubDate>
    <dc:creator>wouher</dc:creator>
    <dc:date>2021-08-20T08:32:31Z</dc:date>
    <item>
      <title>question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1324810#M178603</link>
      <description>&lt;P&gt;I ran into a problem while testing the eMMC boot on the iMX8MN device.&lt;/P&gt;&lt;P&gt;During this test, the eFuse 0x480.[25] (RECOVER_ECSPI_BOOT_EN) was enabled, but I don’t think it should matter for my question.&lt;/P&gt;&lt;P&gt;First I strapped the device to boot from eCSPI via the external BOOT_MODE pins (boot mode 0b1000). This works as expected.&lt;BR /&gt;Then I strapped the device to boot from eMMC via the external BOOT_MODE pins (boot mode 0b0010).&lt;BR /&gt;Since we are using uSDHC1 instead of uSDHC3 for the eMMC boot, I also set the following fuses:&lt;/P&gt;&lt;P&gt;set eFuse 0x470:&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; OVERRIDE_USDHC_BT_SEL &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;=&amp;nbsp; 0b1&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; OVERRIDE_USDHC_BT_SEL_VAl &amp;nbsp;= &amp;nbsp;0b01 (uSDHC1 eMMC)&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; BOOT_MODE_FUSES &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;= &amp;nbsp;0b0010 to prepare for a fused boot into eMMC&lt;/P&gt;&lt;P&gt;I used the following command in U-Boot:&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;fuse prog 1 3 0x00002A00&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;Also, this works as expected. The iMX now boots from uSDHC1 when BOOT_MODE pins are strapped to eMMC boot.&lt;/P&gt;&lt;P&gt;I also programmed the USDHC IO Voltage selection 0x490[1] to 1, in order to select the 1v8 mode.&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;fuse prog 2 1 0x2&amp;nbsp;&amp;nbsp;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;I then strapped the BOOT_MODE pins to 0b0000, to select ‘boot from fuses’. However, now the iMX does not boot.&lt;/P&gt;&lt;P&gt;I thought that with the above fuse programming actions, the fuses should be set up correctly to boot from uSDHC1, also when the BOOT_MODE pins are set to 0.&lt;/P&gt;&lt;P&gt;Do you see any mistakes in this procedure?&lt;/P&gt;&lt;P&gt;Since the eMMC boot is working when using the external BOOT_MODE strapping, and since&lt;BR /&gt;"&lt;SPAN class="fontstyle0"&gt;Table 6-3. GPIO override contact assignments&lt;/SPAN&gt;"&lt;BR /&gt;from the IMX8MNRM only mentions the BOOT_MODE pin as overrides, I don't know what difference is causing my boot from fuses to fail.&lt;/P&gt;</description>
      <pubDate>Tue, 17 Aug 2021 14:25:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1324810#M178603</guid>
      <dc:creator>wouher</dc:creator>
      <dc:date>2021-08-17T14:25:20Z</dc:date>
    </item>
    <item>
      <title>Re: question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1326529#M178783</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;&lt;BR /&gt;I think this is a normal behavior, if you haven't blown BT_FUSE_SEL 0x470[28] that is.&lt;BR /&gt;&lt;BR /&gt;This fuse is checked when performing boot from fuses mode, if this fuse is not blown the device goes to serial downloader when attempting to boot from fuses.&lt;BR /&gt;&lt;BR /&gt;Please check Table 6-2 Boot eFUSE descriptions page 742 of the i.MX8MN reference manual.&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Aug 2021 00:54:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1326529#M178783</guid>
      <dc:creator>AldoG</dc:creator>
      <dc:date>2021-08-20T00:54:17Z</dc:date>
    </item>
    <item>
      <title>Re: question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1326805#M178812</link>
      <description>&lt;P&gt;Hi Aldo,&lt;/P&gt;&lt;P&gt;I tried what would happen if I set the BT_FUSE_SEL fuse. Then, indeed when using BOOT_MODE pin strapping 0b0000, the iMX boots from eMMC as expected.&lt;/P&gt;&lt;P&gt;Fuse readback now gives:&lt;/P&gt;&lt;P&gt;&lt;FONT face="courier new,courier"&gt;fuse read 1 3&lt;/FONT&gt;&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;Reading bank 1:&lt;/FONT&gt;&lt;BR /&gt;&lt;FONT face="courier new,courier"&gt;Word 0x00000003: 18002a00&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT face="arial,helvetica,sans-serif"&gt;However, when I now go back to BOOT_MODE pin strapping 0b1000, I see that the iMX is booting from eCSPI again, even though BT_FUSE_SEL is blown.&lt;BR /&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;Does that not contradict this section from table 6.30 from the RM?&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Capture.PNG" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/153555iB467AB610E458604/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Capture.PNG" alt="Capture.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Because from this table, I thought with BT_FUSE_SEL blown, the external BOOT_MODE pins would be ignored and the fused settings would be used.&lt;/P&gt;&lt;P&gt;This figure is also the reason I thought BOOT_MODE_PINS 0b0000 would be enough to start a fused boot, even without BT_FUSE_SEL blown.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Aug 2021 08:32:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1326805#M178812</guid>
      <dc:creator>wouher</dc:creator>
      <dc:date>2021-08-20T08:32:31Z</dc:date>
    </item>
    <item>
      <title>Re: question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1327047#M178844</link>
      <description>&lt;P&gt;Hi,&lt;BR /&gt;&lt;BR /&gt;I think we have different versions of the Reference Manual, in the image you have shared indeed suggest that just BOOT_MODE_PINS=0x0 it is enough.&lt;BR /&gt;&lt;BR /&gt;In the Reference Manual Rev. 1, the description is different, please see below:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="nxf46838_0-1629478098737.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/153585iEC7E5CE23689CB65/image-size/medium?v=v2&amp;amp;px=400" role="button" title="nxf46838_0-1629478098737.png" alt="nxf46838_0-1629478098737.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Aldo.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Aug 2021 16:49:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1327047#M178844</guid>
      <dc:creator>AldoG</dc:creator>
      <dc:date>2021-08-20T16:49:09Z</dc:date>
    </item>
    <item>
      <title>Re: question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1328307#M178968</link>
      <description>&lt;P&gt;Hi Aldo,&lt;/P&gt;&lt;P&gt;The document I used was Rev 0.&lt;/P&gt;&lt;P&gt;With the description from Rev 1, our system works as expected, thanks.&lt;/P&gt;</description>
      <pubDate>Tue, 24 Aug 2021 07:23:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1328307#M178968</guid>
      <dc:creator>wouher</dc:creator>
      <dc:date>2021-08-24T07:23:21Z</dc:date>
    </item>
    <item>
      <title>Re: question on iMX8MN eMMC boot via eFuse</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1351176#M181135</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/146315"&gt;@wouher&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I see you enabled&amp;nbsp;&lt;SPAN&gt;eFuse 0x480.[25] (RECOVER_ECSPI_BOOT_EN) on iMX8M Nano.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Can you verify that iMX8M Nano then boots like this if BOOT_MODE is set to eMMC:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;1) In case eMMC contains valid application: B&lt;/SPAN&gt;&lt;SPAN&gt;ootROM -&amp;gt; eMMC -&amp;gt; application (SPL)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;2) In case eMMC does NOT contain valid application but eCSPI does: BootROM -&amp;gt; eMMC fail -&amp;gt; eCSPI -&amp;gt; application (SPL)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks in advance,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 06 Oct 2021 13:31:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/question-on-iMX8MN-eMMC-boot-via-eFuse/m-p/1351176#M181135</guid>
      <dc:creator>wooosaiiii</dc:creator>
      <dc:date>2021-10-06T13:31:19Z</dc:date>
    </item>
  </channel>
</rss>

