<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PF3000 power sequence in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1323471#M178452</link>
    <description>&lt;P&gt;In the PMIC PF3000, could you please share the power up sequencing of LDO and buck outputs.&lt;SPAN&gt;Specially I want to know, whether V33&amp;nbsp; pin give output whether before or after SWBSTLX. Please let me know.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Sat, 14 Aug 2021 16:43:22 GMT</pubDate>
    <dc:creator>NIKHITHAANTONY</dc:creator>
    <dc:date>2021-08-14T16:43:22Z</dc:date>
    <item>
      <title>PF3000 power sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1323471#M178452</link>
      <description>&lt;P&gt;In the PMIC PF3000, could you please share the power up sequencing of LDO and buck outputs.&lt;SPAN&gt;Specially I want to know, whether V33&amp;nbsp; pin give output whether before or after SWBSTLX. Please let me know.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 14 Aug 2021 16:43:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1323471#M178452</guid>
      <dc:creator>NIKHITHAANTONY</dc:creator>
      <dc:date>2021-08-14T16:43:22Z</dc:date>
    </item>
    <item>
      <title>Re: PF3000 power sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1323524#M178460</link>
      <description>&lt;P&gt;Hi NIKHITHA&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;power up sequence can be found in Table 42. Start-up configuration in PF3000 datasheet&lt;/P&gt;
&lt;P&gt;&lt;A id="relatedDocsClick_1" href="https://www.nxp.com/docs/en/data-sheet/PF3000.pdf" target="_blank" rel="noopener"&gt;&lt;STRONG&gt;Power Management Integrated Circuit (PMIC) for i.MX 7 &amp;amp; i.MX 6SL/SX/UL&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Sun, 15 Aug 2021 23:26:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1323524#M178460</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-08-15T23:26:47Z</dc:date>
    </item>
    <item>
      <title>Re: PF3000 power sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1375532#M183423</link>
      <description>&lt;P&gt;As per our assumption correct high value of different LDO and buck outputs of PMIC will not obtain without programming. Kindly confirm our assumption is correct or not.&lt;/P&gt;</description>
      <pubDate>Tue, 23 Nov 2021 09:46:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/PF3000-power-sequence/m-p/1375532#M183423</guid>
      <dc:creator>NIKHITHAANTONY</dc:creator>
      <dc:date>2021-11-23T09:46:37Z</dc:date>
    </item>
  </channel>
</rss>

