<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックiMX6UL PLL2 Spread Spectrum</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1318197#M177893</link>
    <description>&lt;P&gt;Hi Comminity,&lt;/P&gt;&lt;P&gt;We intend on enabling spread spectrum modulation for iMX6UL PLL2 and we had a few queries regarding the same.&amp;nbsp;&lt;/P&gt;&lt;P&gt;We want to enable the Spread spectrum at a "Spread Spectrum Range" of 6MHz/12MHz/24MHz at a "Modulation Frequency" of 48KHz/60KHz. We had referred the iMX6UL Reference Manual and we were able to calculate the values to be written on to the&amp;nbsp;528MHz System PLL Spread Spectrum Registers (CCM_ANALOG_PLL_SYS_SS, CCM_ANALOG_PLL_SYS_NUM and&amp;nbsp;CCM_ANALOG_PLL_SYS_DENOM ). The following are our queries for the same:&lt;/P&gt;&lt;P&gt;i.We are however, unaware of where the above values needs to be written in the U-Boot and Kernel of the Yocto BSP.&lt;/P&gt;&lt;P&gt;ii. Are there anymore configurations to be done for the same.&lt;/P&gt;&lt;P&gt;We had referred the following previous queries for our reference:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Spread-spectrum-modulation-of-i-MX6UL/td-p/533161" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Spread-spectrum-modulation-of-i-MX6UL/td-p/533161&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/i-MX6DQ-PLL2-spread-spectrum/m-p/264342" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/i-MX6DQ-PLL2-spread-spectrum/m-p/264342&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Please provide your insights on the same.&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards&lt;/P&gt;&lt;P&gt;Nitin Nirmal&lt;/P&gt;</description>
    <pubDate>Wed, 04 Aug 2021 14:04:52 GMT</pubDate>
    <dc:creator>Nitin2021</dc:creator>
    <dc:date>2021-08-04T14:04:52Z</dc:date>
    <item>
      <title>iMX6UL PLL2 Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1318197#M177893</link>
      <description>&lt;P&gt;Hi Comminity,&lt;/P&gt;&lt;P&gt;We intend on enabling spread spectrum modulation for iMX6UL PLL2 and we had a few queries regarding the same.&amp;nbsp;&lt;/P&gt;&lt;P&gt;We want to enable the Spread spectrum at a "Spread Spectrum Range" of 6MHz/12MHz/24MHz at a "Modulation Frequency" of 48KHz/60KHz. We had referred the iMX6UL Reference Manual and we were able to calculate the values to be written on to the&amp;nbsp;528MHz System PLL Spread Spectrum Registers (CCM_ANALOG_PLL_SYS_SS, CCM_ANALOG_PLL_SYS_NUM and&amp;nbsp;CCM_ANALOG_PLL_SYS_DENOM ). The following are our queries for the same:&lt;/P&gt;&lt;P&gt;i.We are however, unaware of where the above values needs to be written in the U-Boot and Kernel of the Yocto BSP.&lt;/P&gt;&lt;P&gt;ii. Are there anymore configurations to be done for the same.&lt;/P&gt;&lt;P&gt;We had referred the following previous queries for our reference:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Spread-spectrum-modulation-of-i-MX6UL/td-p/533161" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Spread-spectrum-modulation-of-i-MX6UL/td-p/533161&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/i-MX6DQ-PLL2-spread-spectrum/m-p/264342" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/i-MX6DQ-PLL2-spread-spectrum/m-p/264342&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Please provide your insights on the same.&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards&lt;/P&gt;&lt;P&gt;Nitin Nirmal&lt;/P&gt;</description>
      <pubDate>Wed, 04 Aug 2021 14:04:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1318197#M177893</guid>
      <dc:creator>Nitin2021</dc:creator>
      <dc:date>2021-08-04T14:04:52Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6UL PLL2 Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1318545#M177907</link>
      <description>&lt;P&gt;Hi Nitin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt;We are however, unaware of where the above values needs to be written in the U-Boot and Kernel of the Yocto BSP.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;it can be added to uboot dcd header&lt;/P&gt;
&lt;P&gt;&lt;A href="https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ul_14x14_evk/imximage.cfg?h=imx_v2020.04_5.4.70_2.3.0" target="_blank"&gt;https://source.codeaurora.org/external/imx/uboot-imx/tree/board/freescale/mx6ul_14x14_evk/imximage.cfg?h=imx_v2020.04_5.4.70_2.3.0&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 04 Aug 2021 23:34:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1318545#M177907</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-08-04T23:34:37Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6UL PLL2 Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1319140#M177974</link>
      <description>&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;Thanks a lot for the quick reply&lt;/P&gt;&lt;P&gt;Based on your inputs, we had added the required configuration fields on our U-Boot DCD header to configure the&amp;nbsp;&lt;SPAN&gt;528MHz System PLL Spread Spectrum Registers for a spread spectrum range of 12MHz and Modulation frequency of 48KHz. The following are the values for the&amp;nbsp;528MHz System PLL Spread Spectrum Registers according to our calculations.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;CCM_ANALOG_PLL_SYS_SS - 0x05DC8006&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;CCM_ANALOG_PLL_SYS_DENOM - 0x00000BB8&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Are there anymore changes that needs to be added for the same to take effect&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We are using the iMX6UL proccessor and our DDR clock frequency is at the default value of 396MHz. Since we are configuring the spread spectrum using the System PLL which will only be run at default frequency of 528MHz, we tried re-caliberating our DDR clock frequency to 528MHz using the DDR STRESS TOOL. We then updated the corresponding register values in our U-boot .cfg file however, when we physically probed and checked for the DDR clock frequency, we found that the same did not change and was still at&amp;nbsp; 396MHz.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We had referred the following previous queries and we found that the&amp;nbsp;maximum specified DDR clock frequency for iMX6UL is 400MHz. The&amp;nbsp; link for the same is provided below:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors/Running-DDR3L-below-its-specified-frequency-with-iMX6UL/td-p/608000" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors/Running-DDR3L-below-its-specified-frequency-with-iMX6UL/td-p/608000&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We have the following queries regarding the same:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;1. Can the DDR clock frequency for iMX6UL processors be re-caliberated to values over 400MHz (for 528MHz).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;2. Would enabling the&amp;nbsp;528MHz System PLL have any effect if the DDR clock frequency is set to the default 396MHz or do we need to re-caliberate the same to 528MHz for the same. Is our understanding regarding the same correct&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Please provide your inputs on the same.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks &amp;amp; Regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Nitin Nirmal&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 05 Aug 2021 15:06:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1319140#M177974</guid>
      <dc:creator>Nitin2021</dc:creator>
      <dc:date>2021-08-05T15:06:46Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6UL PLL2 Spread Spectrum</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1319326#M177986</link>
      <description>&lt;P&gt;Hi Nitin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1. max. supported frequency is 400MHz as described in sect.4.10.2 MMDC supported DDR3/DDR3L/LPDDR2 configurations&amp;nbsp; &lt;A id="relatedDocsClick_2" href="https://www.nxp.com/docs/en/data-sheet/IMX6ULCEC.pdf" target="_blank" rel="noopener"&gt;&lt;STRONG&gt;i.MX 6UltraLite Applications Processors for Consumer Products Data Sheet&lt;/STRONG&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;2. you should use default 396MHz and just enable System PLL spread spectrum.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Fri, 06 Aug 2021 00:45:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6UL-PLL2-Spread-Spectrum/m-p/1319326#M177986</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-08-06T00:45:08Z</dc:date>
    </item>
  </channel>
</rss>

