<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: VPU Latency on i.MX6</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232384#M17757</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Eagle&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for your reply&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So the encoding/decoding latency of approx. 15ms is a fact? That would be great news ;-)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I guess this is not related to the number of cores in the device, right?&lt;/P&gt;&lt;P&gt;Any suggestion on a hardware platform to use for a proof of concept?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alex&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 14 Jan 2014 19:09:52 GMT</pubDate>
    <dc:creator>alexraimondi</dc:creator>
    <dc:date>2014-01-14T19:09:52Z</dc:date>
    <item>
      <title>VPU Latency on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232381#M17754</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;I found this Q&amp;amp;A: How is VPU Latency on i.MX6: &lt;A href="https://community.nxp.com/docs/DOC-95547"&gt;Q&amp;amp;amp;A: How is VPU Latency on i.MX6&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;First, I can't access the referenced discussion: VPU Latency i.MX6. Is there a reason it is blocked?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;The answer is not clear enough (at least for me ;-) ).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;We need to implement an entire encoding/decoding system like this&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;Camera =&amp;gt; encoder =&amp;gt; transmission =&amp;gt; decoder =&amp;gt; display&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;What end to end (encoder input to decoder output) latency can we achieve? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;We need less then 100ms. Is this possible?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;Best regards&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 12px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;Alex&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 13 Jan 2014 19:31:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232381#M17754</guid>
      <dc:creator>alexraimondi</dc:creator>
      <dc:date>2014-01-13T19:31:51Z</dc:date>
    </item>
    <item>
      <title>Re: VPU Latency on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232382#M17755</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This discussion has been assgned to an engineer internally.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jan 2014 01:57:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232382#M17755</guid>
      <dc:creator>YixingKong</dc:creator>
      <dc:date>2014-01-14T01:57:10Z</dc:date>
    </item>
    <item>
      <title>Re: VPU Latency on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232383#M17756</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="font-size: 12.727272033691406px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;Hi, Alex&lt;BR /&gt;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&amp;nbsp;&amp;nbsp; The latency discussed in #343081 is about the startup latency, is different with your case.&lt;BR /&gt;&amp;nbsp;&amp;nbsp; For your case, I think 100ms is likely possible.&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - camera: assume camera capture one frame at 30ms interval&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - encoder: one frame delay, ~15ms(720p)&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - transmission: ~30 ms ?&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - decoder: one frame delay (suppose no reorder in video syntax), ~15ms(720p)&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; - others: ~10ms &lt;BR /&gt;&amp;nbsp; &lt;/P&gt;&lt;P style="font-size: 12.727272033691406px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;Eagle&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jan 2014 16:21:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232383#M17756</guid>
      <dc:creator>karina_valencia</dc:creator>
      <dc:date>2014-01-14T16:21:40Z</dc:date>
    </item>
    <item>
      <title>Re: VPU Latency on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232384#M17757</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Eagle&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for your reply&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So the encoding/decoding latency of approx. 15ms is a fact? That would be great news ;-)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I guess this is not related to the number of cores in the device, right?&lt;/P&gt;&lt;P&gt;Any suggestion on a hardware platform to use for a proof of concept?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Alex&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jan 2014 19:09:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232384#M17757</guid>
      <dc:creator>alexraimondi</dc:creator>
      <dc:date>2014-01-14T19:09:52Z</dc:date>
    </item>
    <item>
      <title>Re: VPU Latency on i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232385#M17758</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Alex&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; The 15ms is average value estimated based one noreorder (only I/P frames exist) for 720p,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; In most case, the decoding(or encoding) time for every frame should be less than 15ms.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Basically, the result is not related with core numbers.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; ixM6DQ/DL/S are all suppose to be ok.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Eagle&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jan 2014 06:57:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-Latency-on-i-MX6/m-p/232385#M17758</guid>
      <dc:creator>eaglezhou</dc:creator>
      <dc:date>2014-01-15T06:57:38Z</dc:date>
    </item>
  </channel>
</rss>

