<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX6 Trace Clock</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Trace-Clock/m-p/1312253#M177376</link>
    <description>&lt;P&gt;I've been having some difficulty dialing in the trace clock on the i.MX 6 DL. I believe it is attached to the ahb_clk_root (pg 782 of the RM) but there is no talk of a divider. Given the 792 MHz core clock (and two cores!) you need a fairly substantial clock to get data out without losing it to fifo full errors, especially since there's not guarantee of a 32-bit wide trace bus. However it seems like something has divided the clock to be half the frequency of the ahb. The trace clock is half-rate, so with the default ahb clock rate (132 MHz), the half-frequency trace clock (66 MHz) is sampling at 132 MHz. This is not nearly enough to keep up with the processor.&lt;/P&gt;&lt;P&gt;So two questions:&lt;BR /&gt;1) Is it possible to increase the trace clock rate to match the AHB, or is there any independent control?&lt;/P&gt;&lt;P&gt;2) Is it possible to suspend the cores when trace falls behind to reduce or eliminate data loss?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 23 Jul 2021 00:36:17 GMT</pubDate>
    <dc:creator>bcody</dc:creator>
    <dc:date>2021-07-23T00:36:17Z</dc:date>
    <item>
      <title>i.MX6 Trace Clock</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Trace-Clock/m-p/1312253#M177376</link>
      <description>&lt;P&gt;I've been having some difficulty dialing in the trace clock on the i.MX 6 DL. I believe it is attached to the ahb_clk_root (pg 782 of the RM) but there is no talk of a divider. Given the 792 MHz core clock (and two cores!) you need a fairly substantial clock to get data out without losing it to fifo full errors, especially since there's not guarantee of a 32-bit wide trace bus. However it seems like something has divided the clock to be half the frequency of the ahb. The trace clock is half-rate, so with the default ahb clock rate (132 MHz), the half-frequency trace clock (66 MHz) is sampling at 132 MHz. This is not nearly enough to keep up with the processor.&lt;/P&gt;&lt;P&gt;So two questions:&lt;BR /&gt;1) Is it possible to increase the trace clock rate to match the AHB, or is there any independent control?&lt;/P&gt;&lt;P&gt;2) Is it possible to suspend the cores when trace falls behind to reduce or eliminate data loss?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 23 Jul 2021 00:36:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Trace-Clock/m-p/1312253#M177376</guid>
      <dc:creator>bcody</dc:creator>
      <dc:date>2021-07-23T00:36:17Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Trace Clock</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Trace-Clock/m-p/1316180#M177711</link>
      <description>&lt;P&gt;Hi Brian&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;unfortunately answers are "no" for both questions.&amp;nbsp; Trace clocks are derived directly from&lt;/P&gt;
&lt;P&gt;the AHB clock. There is no ability to change the trace clock frequencies other than changing&lt;/P&gt;
&lt;P&gt;the AHB clock frequency, which will have multiple side effects in the system. So essentially,&lt;BR /&gt;no you cannot change the Trace clock frequency.&lt;/P&gt;
&lt;P&gt;Usually it is recommended to use the ETB. In this mode you don't need to &lt;BR /&gt;configure ETM, IO pins and you don't need even special trace hardware: standard &lt;BR /&gt;JTAG signals are used. The trace is collected via JTAG. The disadvantage in this mode &lt;BR /&gt;is that the trace is not collected in real time and the maximal size of trace buffer is 4K.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Sat, 31 Jul 2021 00:12:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Trace-Clock/m-p/1316180#M177711</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-07-31T00:12:36Z</dc:date>
    </item>
  </channel>
</rss>

