<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IMX8MQ 8G LPDDR4 change in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307339#M176877</link>
    <description>&lt;P&gt;Hi Coin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;unfortunately lpddr4 devices with 17-row addresses are not supported by i.MX8MQ.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
    <pubDate>Wed, 14 Jul 2021 04:54:24 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2021-07-14T04:54:24Z</dc:date>
    <item>
      <title>IMX8MQ 8G LPDDR4 change</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307292#M176869</link>
      <description>&lt;P&gt;Hi community:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; I have a qustion about use 8G LPDDR4 instead of 3G lpddr4 on IM8MQ.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Firstly download the laster ddr tools with mscale_ddr_tool _v3.20 and&amp;nbsp;MX8M_LPDDR4_RPA_v29.xlsx.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Then open the DDR datasheet， I can see the below infomation&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="coindu_0-1626232571266.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/149739iB8839878D81A7DF0/image-size/medium?v=v2&amp;amp;px=400" role="button" title="coindu_0-1626232571266.png" alt="coindu_0-1626232571266.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;coindu_0-1626232571266.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;row aaddress is [16:0]&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;so I modify the RPA file&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="coindu_1-1626232622555.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/149742i2ADD79675BEEC356/image-size/medium?v=v2&amp;amp;px=400" role="button" title="coindu_1-1626232622555.png" alt="coindu_1-1626232622555.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;coindu_1-1626232622555.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; copy DDR strees test file to xxxx.ds and run the mscale DDR tool. the result is raw 16, something wrong?&amp;nbsp; &amp;nbsp;Does the tool can support to 8G?&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="coindu_2-1626232728002.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/149745iA380829F68706D22/image-size/medium?v=v2&amp;amp;px=400" role="button" title="coindu_2-1626232728002.png" alt="coindu_2-1626232728002.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;coindu_2-1626232728002.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; and how the modify the uboot code about it.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 14 Jul 2021 03:19:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307292#M176869</guid>
      <dc:creator>coindu</dc:creator>
      <dc:date>2021-07-14T03:19:20Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MQ 8G LPDDR4 change</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307339#M176877</link>
      <description>&lt;P&gt;Hi Coin&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;unfortunately lpddr4 devices with 17-row addresses are not supported by i.MX8MQ.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Wed, 14 Jul 2021 04:54:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307339#M176877</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-07-14T04:54:24Z</dc:date>
    </item>
    <item>
      <title>Re: IMX8MQ 8G LPDDR4 change</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307370#M176881</link>
      <description>&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Does it means that 8G DDR cannot be support?According to the chip manual, it supports 8GLPDDR configuration.Do you have any successful experience with 8G LPDDR?&lt;/P&gt;</description>
      <pubDate>Wed, 14 Jul 2021 05:41:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX8MQ-8G-LPDDR4-change/m-p/1307370#M176881</guid>
      <dc:creator>coindu</dc:creator>
      <dc:date>2021-07-14T05:41:07Z</dc:date>
    </item>
  </channel>
</rss>

