<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: imx8mplus DDR correction</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1294556#M175699</link>
    <description>&lt;P&gt;Dear NXP,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It seems to be used on the imx8m mini platform.&lt;/P&gt;&lt;P&gt;I want to use MX8M_Mini_LPDDR4_RPA_v18.xlsx parameter on imx8mplus platform .&lt;/P&gt;&lt;P&gt;Can I use it (MX8M_Mini_LPDDR4_RPA_v18.xlsx) on imx8plus platform ?&lt;/P&gt;</description>
    <pubDate>Fri, 18 Jun 2021 08:27:06 GMT</pubDate>
    <dc:creator>t2865k5</dc:creator>
    <dc:date>2021-06-18T08:27:06Z</dc:date>
    <item>
      <title>imx8mplus DDR correction</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1292200#M175513</link>
      <description>&lt;P&gt;Dear NXP,&lt;/P&gt;&lt;P&gt;I replaced the MT53D512M32D2 SDRAM in the imx8mplus board. Can you help me check the registration configuration in&amp;nbsp;SRG_IMX8_Plus_LPDDR4_RPA_V6.xlsx.&amp;nbsp;Is it correct?&lt;/P&gt;</description>
      <pubDate>Tue, 15 Jun 2021 02:51:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1292200#M175513</guid>
      <dc:creator>t2865k5</dc:creator>
      <dc:date>2021-06-15T02:51:30Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mplus DDR correction</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1292318#M175525</link>
      <description>&lt;P&gt;Hi Albert&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;such part used on i.MX8M Mini EVK and example can be found on&lt;/P&gt;
&lt;DIV class="lia-attachment-row-element lia-attachment-link-row-element"&gt;&lt;A id="link_11" class="lia-link-navigation attachment-link" href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX8MMini-m845S-DDR-Register-Programming-Aid-RPA/ta-p/1172443?attachment-id=111546" target="_blank"&gt;MX8M_Mini_LPDDR4_RPA_v18.xlsx&lt;/A&gt;&lt;/DIV&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards&lt;BR /&gt;igor&lt;/P&gt;</description>
      <pubDate>Tue, 15 Jun 2021 06:24:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1292318#M175525</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2021-06-15T06:24:11Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mplus DDR correction</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1293716#M175621</link>
      <description>&lt;P&gt;Dear NXP,&lt;/P&gt;&lt;P&gt;Thank you for your information.&lt;/P&gt;&lt;P&gt;I have some questions as follows:&lt;/P&gt;&lt;P&gt;How to query from the datasheet?&lt;/P&gt;&lt;P&gt;(1)Number of Channels&lt;BR /&gt;(2)Number of Chip Selects used2&lt;BR /&gt;(3)Bus Width&lt;BR /&gt;(4)Clock Cycle Freq (MHz)3&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 17 Jun 2021 02:53:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1293716#M175621</guid>
      <dc:creator>t2865k5</dc:creator>
      <dc:date>2021-06-17T02:53:04Z</dc:date>
    </item>
    <item>
      <title>Re: imx8mplus DDR correction</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1294556#M175699</link>
      <description>&lt;P&gt;Dear NXP,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It seems to be used on the imx8m mini platform.&lt;/P&gt;&lt;P&gt;I want to use MX8M_Mini_LPDDR4_RPA_v18.xlsx parameter on imx8mplus platform .&lt;/P&gt;&lt;P&gt;Can I use it (MX8M_Mini_LPDDR4_RPA_v18.xlsx) on imx8plus platform ?&lt;/P&gt;</description>
      <pubDate>Fri, 18 Jun 2021 08:27:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx8mplus-DDR-correction/m-p/1294556#M175699</guid>
      <dc:creator>t2865k5</dc:creator>
      <dc:date>2021-06-18T08:27:06Z</dc:date>
    </item>
  </channel>
</rss>

