<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX6 DualLite reference manual errors in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DualLite-reference-manual-errors/m-p/1285442#M174827</link>
    <description>&lt;P&gt;Dear Support Team,&lt;/P&gt;&lt;P&gt;I found some errors in the i.MX 6DualLite Reference Manual concerning clock gating.&lt;BR /&gt;Document Number: IMX6SDLRM&lt;BR /&gt;Rev. 5, 05/2020&lt;/P&gt;&lt;P&gt;In Table 18-3 System Clocks, Gating, and Override, for USDHCn the table refers to CCGR5 for "Module Clock Gating Enable".&lt;BR /&gt;But looking at Chapter "18.6.28 CCM Clock Gating Register 5 (CCM_CCGR5)" in "CCM_CCGR5 field descriptions", there is no fields for USDHCn.&lt;BR /&gt;In fact, looking at Chapter "18.6.29 CCM Clock Gating Register 6 (CCM_CCGR6)", the fields seems to be coherent with Table 18-3 indexes.&lt;BR /&gt;So it's look like Table 18-3 must be change to refer to CCM_CCGR6 insteed of CCM_CCGR5.&lt;/P&gt;&lt;P&gt;In the following chapters, the descriptions refers to 8 CGR registers for clock gating but only 7 (CCM_CCGR0 to CCM_CCGR6) are documented in the Reference Manual.&lt;BR /&gt;18.6.24 CCM Clock Gating Register 1 (CCM_CCGR1)&lt;BR /&gt;18.6.25 CCM Clock Gating Register 2 (CCM_CCGR2)&lt;BR /&gt;18.6.26 CCM Clock Gating Register 3 (CCM_CCGR3)&lt;BR /&gt;18.6.27 CCM Clock Gating Register 4 (CCM_CCGR4)&lt;BR /&gt;18.6.28 CCM Clock Gating Register 5 (CCM_CCGR5)&lt;BR /&gt;18.6.29 CCM Clock Gating Register 6 (CCM_CCGR6)&lt;BR /&gt;Only Chapter "18.6.23 CCM Clock Gating Register 0 (CCM_CCGR0)" mentions 7 CGR registers.&lt;/P&gt;&lt;P&gt;Can you report this to the Documentation Team in order to provide a new revision of this Reference Manual ?&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;</description>
    <pubDate>Tue, 01 Jun 2021 13:30:48 GMT</pubDate>
    <dc:creator>PLE</dc:creator>
    <dc:date>2021-06-01T13:30:48Z</dc:date>
    <item>
      <title>i.MX6 DualLite reference manual errors</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DualLite-reference-manual-errors/m-p/1285442#M174827</link>
      <description>&lt;P&gt;Dear Support Team,&lt;/P&gt;&lt;P&gt;I found some errors in the i.MX 6DualLite Reference Manual concerning clock gating.&lt;BR /&gt;Document Number: IMX6SDLRM&lt;BR /&gt;Rev. 5, 05/2020&lt;/P&gt;&lt;P&gt;In Table 18-3 System Clocks, Gating, and Override, for USDHCn the table refers to CCGR5 for "Module Clock Gating Enable".&lt;BR /&gt;But looking at Chapter "18.6.28 CCM Clock Gating Register 5 (CCM_CCGR5)" in "CCM_CCGR5 field descriptions", there is no fields for USDHCn.&lt;BR /&gt;In fact, looking at Chapter "18.6.29 CCM Clock Gating Register 6 (CCM_CCGR6)", the fields seems to be coherent with Table 18-3 indexes.&lt;BR /&gt;So it's look like Table 18-3 must be change to refer to CCM_CCGR6 insteed of CCM_CCGR5.&lt;/P&gt;&lt;P&gt;In the following chapters, the descriptions refers to 8 CGR registers for clock gating but only 7 (CCM_CCGR0 to CCM_CCGR6) are documented in the Reference Manual.&lt;BR /&gt;18.6.24 CCM Clock Gating Register 1 (CCM_CCGR1)&lt;BR /&gt;18.6.25 CCM Clock Gating Register 2 (CCM_CCGR2)&lt;BR /&gt;18.6.26 CCM Clock Gating Register 3 (CCM_CCGR3)&lt;BR /&gt;18.6.27 CCM Clock Gating Register 4 (CCM_CCGR4)&lt;BR /&gt;18.6.28 CCM Clock Gating Register 5 (CCM_CCGR5)&lt;BR /&gt;18.6.29 CCM Clock Gating Register 6 (CCM_CCGR6)&lt;BR /&gt;Only Chapter "18.6.23 CCM Clock Gating Register 0 (CCM_CCGR0)" mentions 7 CGR registers.&lt;/P&gt;&lt;P&gt;Can you report this to the Documentation Team in order to provide a new revision of this Reference Manual ?&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;</description>
      <pubDate>Tue, 01 Jun 2021 13:30:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DualLite-reference-manual-errors/m-p/1285442#M174827</guid>
      <dc:creator>PLE</dc:creator>
      <dc:date>2021-06-01T13:30:48Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 DualLite reference manual errors</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DualLite-reference-manual-errors/m-p/1286014#M174888</link>
      <description>&lt;P&gt;Thanks for your reporting this document error.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;1) Yes, you are right. refer to CCM_CCGR6, not CCM_CCGR5&lt;/P&gt;
&lt;P&gt;2) "There are 8 CGR" is a typo. There are only 7 CGR.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I will report this to the team. Thanks.&lt;/P&gt;</description>
      <pubDate>Wed, 02 Jun 2021 09:15:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-DualLite-reference-manual-errors/m-p/1286014#M174888</guid>
      <dc:creator>jimmychan</dc:creator>
      <dc:date>2021-06-02T09:15:58Z</dc:date>
    </item>
  </channel>
</rss>

