<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: about ddr3 calibration value select</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/about-ddr3-calibration-value-select/m-p/1274940#M173870</link>
    <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/63946"&gt;@changbaoma&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp; please refer to the following:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-DDR-calibration-stress-for-Mass-Production/ta-p/1101155" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-DDR-calibration-stress-for-Mass-Production/ta-p/1101155&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Yuri.&lt;/P&gt;</description>
    <pubDate>Tue, 11 May 2021 09:44:24 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2021-05-11T09:44:24Z</dc:date>
    <item>
      <title>about ddr3 calibration value select</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/about-ddr3-calibration-value-select/m-p/1274876#M173853</link>
      <description>&lt;P&gt;I got ddr3 calibration value by running&amp;nbsp;&lt;SPAN&gt;The i.MX 6/7 Series DDR stress test tool, eg.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;MMDC registers updated from calibration&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Write leveling calibration&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x00000000&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x001F001F&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Read DQS Gating calibration&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MPDGCTRL0 PHY0 (0x021b083c) = 0x4154014C&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MPDGCTRL1 PHY0 (0x021b0840) = 0x00000000&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Read calibration&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MPRDDLCTL PHY0 (0x021b0848) = 0x40402E32&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;EM&gt;Write calibration&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;MPWRDLCTL PHY0 (0x021b0850) = 0x40403830&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;EM&gt;Success: DDR calibration completed!!!&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;But some calibration values may&amp;nbsp;vary each run on the same board or run on different boards.&lt;/P&gt;&lt;P&gt;eg.&lt;/P&gt;&lt;P&gt;MPDGCTRL0 PHY0 (0x021b083c) = 0x41&lt;FONT color="#FF0000"&gt;54&lt;/FONT&gt;01&lt;FONT color="#FF0000"&gt;4C&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;MPDGCTRL0 PHY0 (0x021b083c) = 0x41&lt;FONT color="#FF0000"&gt;50&lt;/FONT&gt;01&lt;FONT color="#FF0000"&gt;48&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;MPDGCTRL0 PHY0 (0x021b083c) = 0x41&lt;FONT color="#FF0000"&gt;4C&lt;/FONT&gt;01&lt;FONT color="#FF0000"&gt;48&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="changbaoma_0-1620721248610.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/144442iD001B297BE6BD0A5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="changbaoma_0-1620721248610.png" alt="changbaoma_0-1620721248610.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;changbaoma_0-1620721248610.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;How do i choose this calibration value？ the max one? the min one? or&amp;nbsp;average of the 3 values？&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 11 May 2021 08:25:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/about-ddr3-calibration-value-select/m-p/1274876#M173853</guid>
      <dc:creator>changbaoma</dc:creator>
      <dc:date>2021-05-11T08:25:45Z</dc:date>
    </item>
    <item>
      <title>Re: about ddr3 calibration value select</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/about-ddr3-calibration-value-select/m-p/1274940#M173870</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/63946"&gt;@changbaoma&lt;/a&gt;&amp;nbsp;&lt;BR /&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp; please refer to the following:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-DDR-calibration-stress-for-Mass-Production/ta-p/1101155" target="_blank"&gt;https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/i-MX6-DDR-calibration-stress-for-Mass-Production/ta-p/1101155&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Yuri.&lt;/P&gt;</description>
      <pubDate>Tue, 11 May 2021 09:44:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/about-ddr3-calibration-value-select/m-p/1274940#M173870</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2021-05-11T09:44:24Z</dc:date>
    </item>
  </channel>
</rss>

