<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX8m plus PCIe interface</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8m-plus-PCIe-interface/m-p/1269083#M173299</link>
    <description>&lt;P&gt;Will the PCIe 3.0 interface of the i.MX8m plus work with a device that supports only PCIe 2.0?&lt;/P&gt;</description>
    <pubDate>Tue, 27 Apr 2021 17:30:37 GMT</pubDate>
    <dc:creator>TedH4ddv</dc:creator>
    <dc:date>2021-04-27T17:30:37Z</dc:date>
    <item>
      <title>i.MX8m plus PCIe interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8m-plus-PCIe-interface/m-p/1269083#M173299</link>
      <description>&lt;P&gt;Will the PCIe 3.0 interface of the i.MX8m plus work with a device that supports only PCIe 2.0?&lt;/P&gt;</description>
      <pubDate>Tue, 27 Apr 2021 17:30:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8m-plus-PCIe-interface/m-p/1269083#M173299</guid>
      <dc:creator>TedH4ddv</dc:creator>
      <dc:date>2021-04-27T17:30:37Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX8m plus PCIe interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX8m-plus-PCIe-interface/m-p/1269707#M173363</link>
      <description>&lt;P&gt;Hello TedH4ddv,&lt;/P&gt;
&lt;P&gt;The MX8MP gen 3 work with device on PCIe2.0&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 28 Apr 2021 13:26:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX8m-plus-PCIe-interface/m-p/1269707#M173363</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-04-28T13:26:03Z</dc:date>
    </item>
  </channel>
</rss>

