<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX 8M Plus Applications Processor Reference Manual</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1266682#M173065</link>
    <description>&lt;P&gt;Hello marcelziswiler,&lt;/P&gt;
&lt;P&gt;The reference manual is in the webpage is the latest release, if you have one of chapter are bad please clarify your query, in order to fix it.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 22 Apr 2021 13:13:17 GMT</pubDate>
    <dc:creator>Bio_TICFSL</dc:creator>
    <dc:date>2021-04-22T13:13:17Z</dc:date>
    <item>
      <title>i.MX 8M Plus Applications Processor Reference Manual</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1265877#M172989</link>
      <description>&lt;P&gt;Thank you very much for publishing an initial reference manual. I was very excited in high hopes to find badly needed answers to some questions but quickly faced reality meaning most chapters are completely missing resp. there is only a placeholder! Could you please explain the overall strategy behind this? When exactly may we expect a complete reference manual being published? Thanks!&lt;/P&gt;</description>
      <pubDate>Wed, 21 Apr 2021 13:34:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1265877#M172989</guid>
      <dc:creator>marcelziswiler</dc:creator>
      <dc:date>2021-04-21T13:34:27Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 8M Plus Applications Processor Reference Manual</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1266682#M173065</link>
      <description>&lt;P&gt;Hello marcelziswiler,&lt;/P&gt;
&lt;P&gt;The reference manual is in the webpage is the latest release, if you have one of chapter are bad please clarify your query, in order to fix it.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 22 Apr 2021 13:13:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1266682#M173065</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-04-22T13:13:17Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 8M Plus Applications Processor Reference Manual</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1267196#M173098</link>
      <description>&lt;P&gt;OK, well, did you actually bother having a look at the published one? Anyway, please find the list of missing information below and let me know if you have any further doubts about what exactly I am talking about. Just to make sure you did not miss my initial questions, let me reiterate them here again as well: Could you please explain the overall strategy behind this? When exactly may we expect a complete reference manual being published?&amp;nbsp;Thanks!&lt;/P&gt;&lt;P&gt;Chapter 5&lt;BR /&gt;Arm Cortex A53 Platform (A53) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 7&lt;BR /&gt;Messaging Unit (MU) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 10&lt;BR /&gt;Network Interconnect Bus System (NIC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 12&lt;BR /&gt;Shared Peripheral Bus Arbiter (SPBA) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 13&lt;BR /&gt;TrustZone Address Space Controller (TZASC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 15&lt;BR /&gt;System JTAG Controller (SJC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 16&lt;BR /&gt;System Counter (SYS_CTR) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 17&lt;BR /&gt;Clock Control Module (CCM) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 19&lt;BR /&gt;Crystal Oscillator (XTALOSC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 20&lt;BR /&gt;Thermal Monitoring Unit (TMU) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 23&lt;BR /&gt;On-Chip OTP Controller (OCOTP_CTRL) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 25&lt;BR /&gt;System Reset Controller (SRC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 26&lt;BR /&gt;Watchdog Timer (WDOG) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 30&lt;BR /&gt;Interrupt Request Steering (IRQ_STEER) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 32&lt;BR /&gt;IOMUX Controller (IOMUXC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 34&lt;BR /&gt;External Memory Overview Placeholder&lt;/P&gt;&lt;P&gt;Chapter 35&lt;BR /&gt;DDR Controller (DDRC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 36&lt;BR /&gt;DDR BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 37&lt;BR /&gt;DDR PHY (DDR_PHY) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 38&lt;BR /&gt;AHB-to-APBH Bridge with DMA (APBH-Bridge-DMA) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 39&lt;BR /&gt;62BIT Correcting ECC Accelerator (BCH) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 40&lt;BR /&gt;General Purpose Media Interface (GPMI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 41&lt;BR /&gt;Enhanced Configurable SPI (ECSPI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 42&lt;BR /&gt;FlexSPI Controller (FlexSPI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 44&lt;BR /&gt;HSIO BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 45&lt;BR /&gt;Universal Serial Bus Controller (USB) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 46&lt;BR /&gt;Universal Serial Bus PHY (USB_PHY) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 47&lt;BR /&gt;PCI Express (PCIe) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 48&lt;BR /&gt;PCI Express PHY (PCIe_PHY) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 49&lt;BR /&gt;Ethernet MAC (ENET) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 50&lt;BR /&gt;Ethernet Quality Of Service (ENET_QOS) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 55&lt;BR /&gt;MEDIA BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 57&lt;BR /&gt;Image Sensing Interface (ISI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 58&lt;BR /&gt;MIPI CSI Host Controller (MIPI_CSI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 59&lt;BR /&gt;MIPI DSI Host Controller (MIPI_DSI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 60&lt;BR /&gt;MIPI D-PHY (MIPI_DPHY) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 61&lt;BR /&gt;LVDS Display Bridge (LDB) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 62&lt;BR /&gt;HDMI TX Controller Placeholder&lt;/P&gt;&lt;P&gt;Chapter 63&lt;BR /&gt;HDMI TX PHY Placeholder&lt;/P&gt;&lt;P&gt;Chapter 64&lt;BR /&gt;HDMI TRNG Controller Placeholder&lt;/P&gt;&lt;P&gt;Chapter 65&lt;BR /&gt;HDMI TX BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 66&lt;BR /&gt;HDMI TX Parallel Audio Interface (HTX_PAI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 67&lt;BR /&gt;HDMI TX Parallel Video Interface (HTX_PVI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 68&lt;BR /&gt;Image Signal Processor (ISP) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 69&lt;BR /&gt;DeWarp Placeholder&lt;/P&gt;&lt;P&gt;Chapter 70&lt;BR /&gt;Machine Learning Neural Processing Unit (NPU) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 72&lt;BR /&gt;AUDIO BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 73&lt;BR /&gt;PDM Microphone Interface (MICFIL) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 74&lt;BR /&gt;Synchronous Audio Interface (SAI) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 75&lt;BR /&gt;Asynchronous Sample Rate Converter (ASRC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 76&lt;BR /&gt;Enhanced Audio Return Channel (eARC) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 77&lt;BR /&gt;Audio DSP (HiFi 4 DSP) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 79&lt;BR /&gt;2D Graphics Processing Unit (GPU2D) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 80&lt;BR /&gt;3D Graphics Processing Unit (GPU3D) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 81&lt;BR /&gt;VPU G1 Decoder Placeholder&lt;/P&gt;&lt;P&gt;Chapter 82&lt;BR /&gt;VPU G2 Decoder Placeholder&lt;/P&gt;&lt;P&gt;Chapter 83&lt;BR /&gt;VPU VC8000E Encoder Placeholder&lt;/P&gt;&lt;P&gt;Chapter 84&lt;BR /&gt;VPU BLK_CTRL Placeholder&lt;/P&gt;&lt;P&gt;Chapter 85&lt;BR /&gt;I2C Controller (I2C) Placeholder&lt;/P&gt;&lt;P&gt;Chapter 86&lt;BR /&gt;Universal Asynchronous Receiver/Transmitter (UART) Placeholder&lt;/P&gt;</description>
      <pubDate>Fri, 23 Apr 2021 09:05:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1267196#M173098</guid>
      <dc:creator>marcelziswiler</dc:creator>
      <dc:date>2021-04-23T09:05:00Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 8M Plus Applications Processor Reference Manual</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1267284#M173112</link>
      <description>&lt;P&gt;Unfortunately these chapter will be added in next revision. You can open a case and see if you can obtain the compete reference manual.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Fri, 23 Apr 2021 13:06:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX-8M-Plus-Applications-Processor-Reference-Manual/m-p/1267284#M173112</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2021-04-23T13:06:40Z</dc:date>
    </item>
  </channel>
</rss>

