<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX6 csi1 16 bit data capture</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230615#M17241</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rogerio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am also trying to get video from an FPGA into the imx6 cpu using the CSI0, CSI1 capture ports&lt;/P&gt;&lt;P&gt;- the video I am sending is nominally 1080i, 10-bit, YUV, 4:2:2, with embedded EAV, SAV (no external Hsync, Vsync)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I modified the ov5640 driver to mimic the ov5640 device&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I run the following command...&lt;/P&gt;&lt;P style="margin-top: auto; margin-bottom: auto;"&gt;gst-launch -v mfw_v4lsrc ! mfw_v4lsink device=/dev/video16 &amp;amp;&lt;/P&gt;&lt;P&gt; Result is:&lt;/P&gt;&lt;P&gt; - gst-launch runs&lt;/P&gt;&lt;P&gt; - V4LSRC &amp;amp; V4LSINK plug-ins initialised&lt;/P&gt;&lt;P&gt; Message:&lt;/P&gt;&lt;P&gt; - 'Setting pipeline to PAUSED ...'&lt;/P&gt;&lt;P&gt; - 'ERROR: Pipeline doesn't want to pause.'&lt;/P&gt;&lt;P&gt; - 'Setting pipeline to NULL ...'&lt;/P&gt;&lt;P&gt; - 'Total rendered:0'&lt;/P&gt;&lt;P&gt; - Freeing pipeline ...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there a simpler way to test the CSI Inputs, and get feedback on what they are seeing?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Phil&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 13 Dec 2013 07:57:48 GMT</pubDate>
    <dc:creator>phil_martin</dc:creator>
    <dc:date>2013-12-13T07:57:48Z</dc:date>
    <item>
      <title>IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230613#M17239</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi all:&lt;/P&gt;&lt;P&gt;we use imx6 ipu/csi (no mipi) to capture 16bits yuv data with external hsync/vsync,&lt;/P&gt;&lt;P&gt;( IOMUX = D19~D12=Y, D11~D4=U/V,&amp;nbsp; PCLK+HSYNC+VSYNC)&lt;/P&gt;&lt;P&gt;but the image like this:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Screenshot from 2013-09-13 13_49_07.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/40357i16520F4A006E726E/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2013-09-13 13_49_07.png" alt="Screenshot from 2013-09-13 13_49_07.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;we have set csi as gade mode to capture 16 bit generic data,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; VPU test program built on Sep 12 2013 17:49:15&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; Product Info: i.MX6Q/D/S&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; VPU firmware version: 2.1.9_r36350&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; VPU library version: 5.4.12&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; Format: STD_AVC&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; AVC&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; Output file "hout.mkv" opened.&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; chromaInterleave 1, mapType 0, linear2TiledEnable 0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ioctl_g_fmt_cap, 0x10 status:0x6b&lt;/P&gt;&lt;P&gt;===IPU_PIX_FMT_GENERIC_16:844451913======ipu_csi_init_interface=======104====&lt;/P&gt;&lt;P&gt;CSI_SENS_CONF = 0x00000B01&lt;/P&gt;&lt;P&gt;CSI_SENS_FRM_SIZE = 0x02FF03FF&lt;/P&gt;&lt;P&gt;CSI_ACT_FRM_SIZE = 0x02FF03FF&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; sensor chip is adv7180_decoder&lt;/P&gt;&lt;P&gt;[INFO]mxc_v4l2_s_param, type:0&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; sensor frame size is 1024x768&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ioctl_g_fmt_cap, 0x10 status:0x6b&lt;/P&gt;&lt;P&gt;===FMT:844451913======mxc_v4l2_s_param=======1401====&lt;/P&gt;&lt;P&gt;===IPU_PIX_FMT_GENERIC_16:844451913======ipu_csi_init_interface=======104====&lt;/P&gt;&lt;P&gt;CSI_SENS_CONF = 0x0000CB01&lt;/P&gt;&lt;P&gt;CSI_SENS_FRM_SIZE = 0x02FF03FF&lt;/P&gt;&lt;P&gt;CSI_ACT_FRM_SIZE = 0x02FF03FF&lt;/P&gt;&lt;P&gt;===FMT:842094158===ch:0===_ipu_ch_param_init=======259====&lt;/P&gt;&lt;P&gt;===IPU_PIX_FMT_NV12======_ipu_ch_param_init=======447====&lt;/P&gt;&lt;P&gt;ch 0 word 0 - 00000000 60000000 00000000 E0000000 000BFC7F&lt;/P&gt;&lt;P&gt;ch 0 word 1 - 03340000 00668000 0087C000 0000FFC0 000003FF&lt;/P&gt;&lt;P&gt;PFS 0x4, BPP 0x0, NPB 0x1f, FW 1023, FH 767, scan_order 0&lt;/P&gt;&lt;P&gt; [WARN]&amp;nbsp;&amp;nbsp;&amp;nbsp; Ctrl-C received&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; Finished encoding: 136 frames&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; enc fps = 113.04&lt;/P&gt;&lt;P&gt;[INFO]&amp;nbsp;&amp;nbsp;&amp;nbsp; total fps= 29.78 &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Sep 2013 05:58:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230613#M17239</guid>
      <dc:creator>chunxin</dc:creator>
      <dc:date>2013-09-13T05:58:32Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230614#M17240</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P style="font-style: inherit; font-family: inherit;"&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/chunxin"&gt;chunxin&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-style: inherit; font-family: inherit;"&gt;Unfortunately, current Freescale Linux BSP doesn't support 16-bit input through CSI (although the IC supports).&lt;/P&gt;&lt;P style="font-style: inherit; font-family: inherit;"&gt;&lt;SPAN style="font-family: inherit; font-style: inherit; font-size: 10pt; line-height: 1.5em;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-style: inherit; font-family: inherit;"&gt;Rgds&lt;/P&gt;&lt;P style="font-style: inherit; font-family: inherit;"&gt;Rogerio&lt;A href="https://community.nxp.com/update-advanced-comment.jspa?id=357052" style="font-style: inherit; font-family: inherit; color: #6a737b;"&gt;https://community.nxp.com/update-advanced-comment.jspa?id=357052" style="font-style: inherit; font-family: inherit; color: #6a737b;&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Oct 2013 17:35:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230614#M17240</guid>
      <dc:creator>rogerio_silva</dc:creator>
      <dc:date>2013-10-21T17:35:59Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230615#M17241</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Rogerio,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am also trying to get video from an FPGA into the imx6 cpu using the CSI0, CSI1 capture ports&lt;/P&gt;&lt;P&gt;- the video I am sending is nominally 1080i, 10-bit, YUV, 4:2:2, with embedded EAV, SAV (no external Hsync, Vsync)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I modified the ov5640 driver to mimic the ov5640 device&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I run the following command...&lt;/P&gt;&lt;P style="margin-top: auto; margin-bottom: auto;"&gt;gst-launch -v mfw_v4lsrc ! mfw_v4lsink device=/dev/video16 &amp;amp;&lt;/P&gt;&lt;P&gt; Result is:&lt;/P&gt;&lt;P&gt; - gst-launch runs&lt;/P&gt;&lt;P&gt; - V4LSRC &amp;amp; V4LSINK plug-ins initialised&lt;/P&gt;&lt;P&gt; Message:&lt;/P&gt;&lt;P&gt; - 'Setting pipeline to PAUSED ...'&lt;/P&gt;&lt;P&gt; - 'ERROR: Pipeline doesn't want to pause.'&lt;/P&gt;&lt;P&gt; - 'Setting pipeline to NULL ...'&lt;/P&gt;&lt;P&gt; - 'Total rendered:0'&lt;/P&gt;&lt;P&gt; - Freeing pipeline ...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there a simpler way to test the CSI Inputs, and get feedback on what they are seeing?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Phil&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Dec 2013 07:57:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230615#M17241</guid>
      <dc:creator>phil_martin</dc:creator>
      <dc:date>2013-12-13T07:57:48Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230616#M17242</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;As additional info, if I run the unit tests&lt;/P&gt;&lt;P&gt;- mxc_v4l2_overlay, mxc_v4l2_capture etc&lt;/P&gt;&lt;P&gt;- I get 'Unable to open /dev/video0'&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So, I guess this means that the device is not installed &amp;amp; intialised correctly..&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Dec 2013 08:04:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230616#M17242</guid>
      <dc:creator>phil_martin</dc:creator>
      <dc:date>2013-12-13T08:04:39Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230617#M17243</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Most likely your device is not getting probed, the driver does not get executed, hence your missing /dev/video0&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Dec 2013 13:09:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230617#M17243</guid>
      <dc:creator>meflo</dc:creator>
      <dc:date>2013-12-17T13:09:23Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230618#M17244</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I also am trying to use ADV7180 on CSI1. In my case though I get a timeout. from what I see above from chun xin, his setup is:&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;( IOMUX = D19~D12=Y, D11~D4=U/V,&amp;nbsp; PCLK+HSYNC+VSYNC)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;In my case, the HSYNC, VSYNC, PIXCLK pins are not used (we do not use external hsync nor vsync). Is PIXCLK critical too?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;Also, we only have 8 data pins connected to our decoder. I see that in chun xin's case, he talks about 12 pins for csi data: 8 for Y and 4 for U/V. I am a little bit confused now, as I thought 8 are enough for CSI. Can somebody confirm that in fact 12 data pins are needed for CSI parallel communication?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;Thanks.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Dec 2013 13:16:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230618#M17244</guid>
      <dc:creator>meflo</dc:creator>
      <dc:date>2013-12-17T13:16:27Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230619#M17245</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi ( IOMUX = D19&lt;SUB&gt;D12=Y, D11&lt;/SUB&gt;D4=U/V,  PCLK&lt;EM&gt;HSYNC&lt;/EM&gt;VSYNC) is not for BT1120. &lt;/P&gt;&lt;P&gt;BT1120 mode, the 16bits CSI data lines should be CSI_D_19 ~ CSI_D_12, CSI_D9 ~ CSI_D_2).&lt;/P&gt;&lt;P&gt;You should check &lt;A href="https://community.freescale.com/message/302798#302798" target="test_blank"&gt;https://community.freescale.com/message/302798#302798&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 17 Dec 2013 14:45:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230619#M17245</guid>
      <dc:creator>chunxin</dc:creator>
      <dc:date>2013-12-17T14:45:04Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230620#M17246</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for your answer&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 Dec 2013 08:57:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230620#M17246</guid>
      <dc:creator>meflo</dc:creator>
      <dc:date>2013-12-18T08:57:49Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230621#M17247</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi &lt;STRONG style="font-size: 11.4285717010498px; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;&lt;A href="https://community.nxp.com/people/chunxin"&gt;chunxin&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; do you fix the issue? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jesse&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Nov 2014 09:32:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230621#M17247</guid>
      <dc:creator>jesselin</dc:creator>
      <dc:date>2014-11-27T09:32:28Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 csi1 16 bit data capture</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230622#M17248</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, sorry for reviving such an old post, but we have a similar problem. Did you solved yours eventually, and if so, how?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Jun 2018 14:20:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-csi1-16-bit-data-capture/m-p/230622#M17248</guid>
      <dc:creator>cankanbak</dc:creator>
      <dc:date>2018-06-06T14:20:17Z</dc:date>
    </item>
  </channel>
</rss>

